Electrical and Computer Engineering Department University of Maryland

College Park, MD 20742-3285

Glenn L. Martin Institute of Technology . A. James Clark School of Engineering

Dr. Charles B. Silio, Jr. Telephone 301-405-3668 Fax 301-314-9281

silio@umd.edu

ENEE 244 Digital Logic Design, Fall 2012

(Sections 0201 – 0204, Lecture: TuTh 2:00p.m.-3:15p.m.; CHE 2118)

Course Objective: To gain understanding of and skill at doing logic design of digital systems. Donald D. Givone, Digital Principles and Design, McGraw-Hill, 2003, ISBN: 0-07-252503-7.

Grading: Exam I (about class 12: Tues., Oct. 9) 27.5%

(about class 24: Tuess., Nov. 20) 27.5%Exam II Final Exam (firm date: Mon., Dec. 17, 10:30 a.m. – 12:30 p.m.) 35%

Homework, unannounced quizzes, & instructor's subjective

impression of class participation 10%

Exams are closed book, closed notes & no electronic devices such as calculators, PDAs, etc.; Homework will be collected & marked. Letter grades are based on higher of raw or scaled semester average.

- If your final exam score is higher than your lowest score on Exam I or Exam II, then the final exam score will replace that lowest score in computation of your semester average.
- No midterm makeup exams will be given for any reason, except for hospitalization, incarceration, or serious documented illness beyond your control. If you must miss an exam, you must first get permission from Prof. Silio before the exam, or obtain a written excuse from the ECE Dept. Director of Undergraduate Studies based on written medical or circumstantial documentation, and the final exam score will count for that portion of the grade. This will count as your one replacement. An unexcused absence counts as a zero in your average.
- The University policy on the number of final exams a student must take on one day is no more than three. Students are strongly encouraged to check the final exam schedule before registering for courses to avoid four or more finals on the same day.

Topical Outline: (Subject to revision by instructor) (Ch. = Chapter, S = Section(s))

- Binary Numbers; binary arithmetic and codes (Ch. 2, S: 2.1–2.11)
- 2. Boolean Algebra, switching algebra, and logic gates (Ch. 3, S:3.1–3.8, & Silio Notes)
- 3. Karnaugh Maps, simplification of Boolean functions (Ch. 4, S: 4.1–4.7)
- Combinational Design/Analysis; two level NAND/NOR implementation; & 4. multilevel NAND/NOR/XOR circuits (Ch. 3, S: 3.9–3.10)
- 5. Tabular Minimization (Quine McCluskey) (Ch. 4, S: 4.8–4.9, 4.9.2, 4.10–4.13.3, 4.13.5–4.13.6)
- 6. Exam I (Exact date will be announced in class.)
- 7. Adders, subtracters, BCD adders, code converters, parity checkers. (Ch. 5, S: 5.1–5.2)
- 8. MSI Components, design and use of comparators, encoders, decoders, & multiplexers (Ch. 5, S: 5.3–5.6.1)
- 9. Latches and flip-flops (Ch. 6, S: 6.1–6.6)
- Synchronous sequential circuit design & analysis (Ch. 7, S: 7.1–7.3 & 7.6) 10.
- Registers, synchronous and asynchronous counters (Ch. 6, S: 6.7–6.9) 11.
- Exam II (Exact date will be announced in class.) 12.
- Programmable Logic, ROMs, PLDs, PLAs, PALs (Ch. 5, S: 5.7–5.10 & Ch.7, S: 7.6.1) 13.
- Wired logic and characteristics of logic gate families (Appx. A, S: A.1, A.3–A.5, A.7–A.11) 14.
- Final Exam (Firm date; see "Grading" section above.) 15.

Optional Topics as time permits:

- 1. State Reduction and Good State Variable Assignments (Ch. 7, S: 7.4–7.5)
- 2. Algorithmic State Machine (ASM) Charts (Ch. 8)
- 3. Asynchronous sequential circuits (Ch. 9)

My office hours (for now at least) are: Tues. & Thurs. 11:30 a.m. - 1:30 p.m. in room number: AVW-1329

Other times by appointment.

(Continued)

- If you have problems with my office hours and need to see me you can make an apointment. My phone number is 301-405-3668, and my home number is 301-937-7418 in case you need to reach me there.
- If you have a **documented disability** and wish to discuss academic accommodations with me, please contact me as soon as possible and **not later than Thursday, September 13**.
- If any exam (especially the final exam) is scheduled on a religious holiday that you are compelled to observe, and you must make arrangements to take the exam on a different date, please see me about making these arrangements not later than Thurs., Sep. 13; else, you will be required to complete the final exam as scheduled by the University.
- Emergency Protocols: For university closures consult www.umd.edu in which case there will be no lecture. However, consult the course website listed below and continue doing readings and homework assignments posted in the Homework subdirectory. Midterm exams scheduled during closures will be postponed to the next available class as announced by instructor, who will communicate using UMEG's coursemail to your university registered email account. It is expected that university administrators will communicate to the instructor and to the students a new date, time, and place for a final exam scheduled during a university closure as final exams are required in undergraduate courses.
- Attendance: Students are responsible for all announcements and course material covered in lecture unless otherwise announced by the instructor in lecture.
- It is your responsibility to pick up handouts, solutions, and homework assignments when they are passed out in class. Professor Silio will not retain copies after the class in which the handout is passed out. If you must miss class, make arrangements with a reliable classmate to pick up a copy of the handout material for you; or make arrangements with other classmates to photocopy theirs.
- A course ftp web site will be maintained in AFS directory:

 /afs/glue.umd.edu/department/enee/public_html/class/enee244.F2012,

 (URL http://www.ece.umd.edu/class/enee244 under Fall 2012), which contains information on Notes and Homework. If you miss class, you may be able to find the missed handout other than solutions here in pdf format.

Homework and Grading Policies

- There will be approximately 12 homework assignments during the semester. Homework is due at the **beginning** of class on the date indicated. **No late homework will be accepted** for any reason.
- Do homework on 8.5×11 inch paper with problems in the order of assignment. Label the first page in the upper right hand corner with your full name, course number (ENEE244), recitation (i.e., discussion) section number, recitation instructor's name, and homework assignment number. Staple the pages in the upper lefthand corner, and do not fold them. It is important that you memorize and know at all times your recitation section number!
- If you dispute your grade on any homework or exam, you have one week from the date the paper was returned to request a change in grade. After this time, no change in grade will be considered. All requests for a change in grade must be submitted in writing to Prof. Silio through your recitation section instructor, who will first examine your request and make a recommendation. A request for change in grade must be labeled in the same manner as a homework assignment.
- Typically, graded homeworks will be returned one week after they are collected. Since it is not possible in finite time for TAs to mark all assigned problems in detail in assigning a homework score, solutions will be made available for each homework assignment and you should go over them in detail yourself to correct any errors you may have made that were not caught in the marking process. You might want to retain a photocopy of your homework solution to study for the exam.

(Continued)

• It is important that you do the homework in order to understand the material in the course. While it is perfectly reasonable to discuss your approach to solving the problems with a friend, the final writeup of the solution should be your own work and not a copy of your friend's solution.

Recitations

- During recitations your TA will go over solutions to selected homework problems. In addition, recitations provide you with an opportunity to ask clarifying questions regarding material or concepts presented in lecture.
- The style of the recitations will be rather interactive, so your participation is both encouraged and important.

Reminder about Academic Integrity

• Academic dishonesty will not be tolerated. The University Code of Academic Integrity, which can be found at http://www.inform.umd.edu/CampusInfo/Departments/JPO/prohibits students from committing the following acts of academic dishonesty: cheating, fabrication, facilitating academic dishonesty, and plagiarism. Academic dishonesty in this class includes outright copying on homework; however, discussing homework problems and exchanging tips is permissible and also encouraged. If there are any take-home exams, discussing the material with anyone other than privately with the instructor, inside or outside of the class, is considered academic dishonesty. Instances of academic dishonesty will be referred to the Office of Judicial Programs.

Recommended Study Habits

- Read the specified sections of the book before class.
- Attend lecture and take written notes.
- After lecture recopy your notes, and study the reading assignment.
- Start on the homework problems early and take advantage of office hours.
- Regularly devote 13 hours per week to reading, homework, exam prep, lectures and recitation.
- Do not fall behind!

Copyright Notice:

• Class lectures, exams, and other materials are copyrighted and may not be reproduced for anything other than personal use without written permission of Professor Silio.

Additional References

- M. Morris Mano, Digital Design, 2nd Edition, Prentice Hall, 1991, ISBN: 0-13-212937.-X.
- A. B. Marcovitz, Intro. to Logic Design, 2nd Edition, McGraw-Hill, 2005, ISBN: 0-07-295176-1. (A good source of additional examples.)
- V. P. Nelson, H. T. Nagle, B. D. Carroll, J. D. Irwin, Digital Logic Circuit Analysis & Design, Prentice-Hall, 1995, ISBN: 0-13-463894-8.
- John P. Hayes, Intro. to Digital Logic Design, Addison-Wesley, 1993, ISBN: 0-201-15461-7.
- Stephen Brown & Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, McGraw-Hill, 2000, ISBN: 0-07-012591-0.
- Stephen Brown & Zvonko Vranesic, Fundamentals of Digital Logic with Verilog Design, McGraw-Hill. 2003. ISBN: 0-07-282315-1.
- R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd Ed., Pearson Prentice Hall, 2005, ISBN: 0-201-30857-6.
- Charles Roth, Jr., Fundamentals of Logic Design, 5th Ed., Brooks/Colle Thomson Learning, 2004, ISBN: 0-534-37804-8.
- Z. Kohavi, Switching and Finite Automata Theory, 2nd Ed., McGraw-Hill, 1978, ISBN: 0-07-035310-7. (A good source for finding equivalence partitions, and additional information on state reduction of sequential machines.)