
ENEE 359a
Lecture/s 10+11
Interconnects

Bruce Jacob

University of
Maryland
ECE Dept.

SLIDE 1

ENEE 359a


Digital Electronics

Interconnects

Prof. Bruce Jacob
blj@eng.umd.edu


Credit where credit is due:

Slides contain original artwork (© Jacob 2004) as well as material taken liberally from Irwin & Vijay's CSE477 slides (PSU), Schmit & Strojwas's 18-322 slides (CMU), Dally's EE273 slides (Stanford), Wolf's slides for *Modern VLSI Design*, and/or Rabaey's slides (UCB).





Overview


- **Wires and their physical properties (MOSFETs, too ...)**
- **LC/RC/RLC transmission lines, characteristic impedance, reflections**
- **Dynamic considerations (e.g. skin effect)**
- **The Bottom Line: propagation delay, transistor sizing, inductive (Ldi/dt) noise, capacitive coupling, signal degradation, various rules of thumb for design**





Metal Layers in ICs





IBM's 6-layer copper interconnect



Some Transmission Lines



Cross Section of PCB Board



Wires in Digital Systems

Physically, wires are


- Stripguides on (and *in*) printed circuit-board cards, layed over & sandwiched between groundplanes
- Stripguides on ICs, layered atop each other
- Conductors in cables & cable assemblies
- Connectors

We tend to treat them as *IDEAL* wires


- No delay (equipotential)
- No capacitance, inductance, or resistance

They are *NOT* ideal ...


To build reliable systems, must understand properties & behavior




Metal Layers in ICs




Remember the *RC Constant* τ ?




Metal Layers & Capacitances




- On-chip wires run in multiple layers with no explicit return planes (ground is used as implicit return)
- Thus, almost all capacitance of on-chip wire is to *other wires* (same plane, different plane, etc.)
- Capacitance of MOSFET scales with V_{dd}





Metal Layers & Resistances



- Resistance of conductor proportional to length/width, depends on material (resistivity), causes delay & loss
- Resistance of wire scales with square root of signaling frequency (at high speeds) (“skin effect”)
- Process scaling tends to increase resistance



Wire Resistance




- $R = \rho/l/A = \rho l/(wh)$ for rectangular wires (on-chip wires & vias, PCB traces)
- $R = \rho/l/A = \rho l/(\pi r^2)$ for circular wires (off-chip, off-PCB)

Material	Resistivity ρ ($\Omega\text{-m}$)
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}



Sheet Resistance



$R = \rho l / (wh) = l/w \cdot \rho/h$ for rectangular wires
Sheet resistance $R_{sq} = \rho/h$

Material	Sheet resistance R_{sq} (Ω/sq)
n, p well diffusion	1000 to 1500
n+, p+ diffusion	50 to 150
polysilicon	150 to 200
polysilicon with silicide	4 to 5
Aluminum	0.05 to 0.1



Wire Capacitance

Common wire cross-sections/permittivities:

$$C = \frac{2\pi\epsilon}{\log\left(\frac{s}{r}\right)}$$


$$C = \frac{2\pi\epsilon}{\log\left(\frac{r_o}{r_i}\right)}$$

$$C = \frac{2\pi\epsilon}{\log(2s/r)}$$

$$C = \frac{w\epsilon}{d} + \frac{2\pi\epsilon}{\log(2s/h)}$$

Material	ϵ_r
Air	1
Teflon	2
Polymide	3
SiO ₂	3.9
Glass-epoxy (PCB)	4
Alumina	10
Silicon	11.7

- Permittivity $\epsilon = \epsilon_0\epsilon_r$
- Permittivity of free space $\epsilon_0 = 8.854 \times 10^{-12}$ F/m



Inductance

When conductors of transmission line are surrounded by uniform dielectric, capacitance & inductance are related:


$$CL = \epsilon\mu$$

Inductive effects can be ignored

- if the resistance of the wire is substantial enough (as is the case for long Al wires with small cross section)
- if rise & fall times of applied signals are slow enough


So ... inductance must be considered

- for off-chip signals (even power/ground)
- for future even-higher-speed on-chip signalling



MOSFET Resistance


Top view:



- MOS structure resistance - R_{on}
- Source and drain resistance
- Contact (via) resistance
- Wiring resistance



MOSFET Capacitance



Capacitances formed by p/n junctions

Depletion-region **capacitances decrease**
with voltage across region; **resistances**
increase with voltage across region




Wires & Models

Example Wires:

Type	W	R	C	L
On-chip	0.6 μm	150k Ω/m	200 pf/m	600 nH/m
PC Board	150 μm	5 Ω/m	100 pf/m	300 nH/m
24AWG pair	511 μm	0.08 Ω/m	40 pf/m	400 nH/m

In a situation, use a *model* of wires that captures the properties we need:

- ideal, lumped L, R, or C
- LC, RC, RLC transmission line
- General LRCG transmission line



Appropriate choice of model
depends on signaling frequency


$$f_0 = \frac{R}{2\pi L}$$



General LRCG Model

Model an *infinitesimal* length of wire, dx , with lumped components

L , R , C , and G
(inductance, resistance, capacitance, and conductance)



Drop across R and L

$$\frac{\partial V}{\partial x} = RI + L \frac{\partial I}{\partial t}$$


Current into C and G

$$\frac{\partial I}{\partial x} = GV + C \frac{\partial V}{\partial t}$$


$$\frac{\partial^2 V}{\partial x^2} = RGV + (RC + LG) \frac{\partial V}{\partial t} + LC \frac{\partial^2 V}{\partial t^2}$$

For $G=0$:

$$\frac{\partial^2 V}{\partial x^2} = RC \frac{\partial V}{\partial t} + LC \frac{\partial^2 V}{\partial t^2}$$



Impedance




$$Z_0 = \left(\frac{R + Ls}{G + Cs} \right)^{\frac{1}{2}} \quad s = 2\pi jf = j\omega \quad Z_0 = \left(\frac{L}{C} \right)^{\frac{1}{2}}$$


(typical assumption: $G = 0$)

At high frequency (LC lines)


- An infinite length of LRCG transmission line has *impedance* Z_0
- Driving a line *terminated* into Z_0 is same as driving Z_0
- In general, Z_0 is complex and frequency-dependent
- For LC lines (operating at “high” frequencies), Z_0 is real-valued and independent of frequency



Cut-off Frequency f_0



- Transmission lines have characteristic frequency f_0
- Below $f_0 \approx RC$ model, Above $f_0 \approx LC$ model





Cut-off Frequency f_0


Example, 24AWG Pair

- $f_0 = 33\text{kHz}$
- Below f_0 , line is RC
- Above f_0 , line is LC

$$Z_0 = \left(\frac{.08 + 400 \times 10^{-9} \times 2\pi f j}{40 \times 10^{-9} \times 2\pi f j} \right)^{\frac{1}{2}}$$




Cut-off Frequency f_0 II



$$\begin{aligned}L &= 0.6 \text{ nH/mm} \\C &= 73 \text{ nF/mm} \\R_{\text{dc}} &= 120 \Omega / \text{mm} \\f_0 &= 32 \text{ GHz}\end{aligned}$$

~RC Model for on chip
interconnects




$$\begin{aligned}L &= 0.5 \text{ nH/mm} \\C &= 104 \text{ fF/mm} \\R_{\text{dc}} &= 0.008 \Omega / \text{mm} \\f_0 &= 2.5 \text{ MHz}\end{aligned}$$

~LC Model for PC Board
traces

$$Z_0 = \left(\frac{L}{C} \right)^{\frac{1}{2}} = \left(\frac{0.5 \text{ nH}}{0.1 \text{ pF}} \right)^{\frac{1}{2}} \approx 70 \Omega$$

1 mil = 0.001 inch

Example from Poulton 1999 ISSCC Tutorial



RC Lines (low frequency)

$$\frac{\partial^2 V}{\partial x^2} = RGV + (RC + LG)\frac{\partial V}{\partial t} + LC\frac{\partial^2 V}{\partial t^2}$$

$R \gg j\omega L$, governed by diffusion equation:

$$\frac{\partial^2 V}{\partial x^2} = RC\frac{\partial V}{\partial t}$$

Signal diffuses down line, disperses:

R increases w/ length d
C increases with d



Delay & rise time both
increase with RC,
thus with d^2

For a typical wire:

$$R = 150\text{K}\Omega/\text{m}$$

$$C = 200\text{pF}/\text{m}$$

$$\tau = RC = 30\ \mu\text{s}/\text{m}^2 \\ = 30\ \text{ps}/\text{mm}^2$$




LC Lines (high frequency)

$$\frac{\partial^2 V}{\partial x^2} = RGV + (RC + LG)\frac{\partial V}{\partial t} + LC\frac{\partial^2 V}{\partial t^2}$$


$R \ll j\omega L$, governed by wave equation:

$$\frac{\partial^2 V}{\partial x^2} = LC\frac{\partial^2 V}{\partial t^2} \quad V_i(x, t) = \left(\frac{Z_0}{Z_0 + R_S}\right)V_S\left(t - \frac{x}{v}\right)$$

Waveform on line is superposition of forward- and reverse-traveling waves:



- Waves travel with velocity $v = (LC)^{-1/2}$
- What happens when the wave gets to the end of line?




RLC/G Lines (general case)

$$\frac{\partial^2 V}{\partial x^2} = RGV + (RC + LG)\frac{\partial V}{\partial t} + LC\frac{\partial^2 V}{\partial t^2}$$

Ignoring G, wave propagation equation:

$$\frac{\partial^2 V}{\partial x^2} = RC\frac{\partial V}{\partial t} + LC\frac{\partial^2 V}{\partial t^2}$$

Lossy transmission line, dispersive waves:




Substrate-doping-dependent dispersion of a picosecond-scale pulse in propagation of an on-chip transmission line



RC vs. RLC

Output response of inverter with step input:




In reality, we have a non-zero inductance in series with the RC circuit. (Inductors and capacitors both “have memory”)




RC vs. RLC

Output response of inverter with step input:




Result: slower response time, ringing



Impedance and Reflections

Terminating a Transmission Line:




Telegrapher's Equations:

$$k_r = \frac{I_r}{I_i} = \frac{V_r}{V_i} = \frac{Z_T - Z_0}{Z_T + Z_0}$$


Reflection coefficient k_r may be complex for complex impedances Z_T — i.e., the reflected wave may be phase-shifted from the incident wave.

For real-valued Z_T the reflection coefficient is real, and the phase shift is either 0 (k_r positive) or π (k_r negative).





Impedance and Reflections



$$k_r = \frac{I_r}{I_i} = \frac{V_r}{V_i} = \frac{Z_T - Z_0}{Z_T + Z_0}$$




Matched Termination, $k_r = 0$





Open-Circuit Termination, $k_r = 1$




Short-Circuit Termination, $k_r = -1$



Impedance and Reflections



Impedance and Reflections




$$V_i = \left(\frac{Z_0}{Z_0 + R_S} \right) V_S = \left(\frac{50}{50 + 400} \right) 1V = 0.111V$$


$$k_{rR} = \frac{Z_T - Z_0}{Z_T + Z_0} = \frac{1000 - 50}{1000 + 50} = 0.905$$

$$k_{rS} = \frac{Z_T - Z_0}{Z_T + Z_0} = \frac{400 - 50}{400 + 50} = 0.778$$

**Values are typical for 8-mA CMOS driver
with 1kΩ pullup**






Impedance and Reflections




	Vwave	Vline	time t
Vi1	0.111	0.111	0
Vr1	0.101	0.212	5
Vi2	0.078	0.290	10
Vr2	0.071	0.361	15
Vi3	0.055	0.416	20
Vr3	0.050	0.465	25
Vi4	0.039	0.504	30
Vr4	0.035	0.539	35
Vi5	0.027	0.566	40



Impedance and Reflections



Reflections, $Z_S < Z_0$



$$Z_S = 25 \Omega$$

$$Z_0 = 50 \Omega$$

$$Z_L = \text{inf } \Omega$$

$$V_I = 0\text{v} \rightarrow 2\text{v}$$

$$V_S = V_I \frac{Z_S}{Z_S + Z_0} = 2 * \frac{50}{25 + 50} = 1.3333 \text{ V}$$

$$k_r (\text{load}) = \frac{Z_L - Z_0}{Z_L + Z_0} = \frac{\text{inf} - 50}{\text{inf} + 50} = 1$$




$$k_r (\text{source}) = \frac{Z_S - Z_0}{Z_S + Z_0} = \frac{25 - 50}{25 + 50} = -0.3333$$



Reflections, $Z_S < Z_0$


$$k_r(\text{load}) = 1$$

$$k_r(\text{source}) = -0.3333$$




Reflections, $Z_S < Z_0$

Volts





Add In Capacitance ...




What if we throw in a capacitor (i.e., reality?)


Simple case: matched impedance at source end



Impedance and Reflections



Modern systems have MANY, MANY, MANY potential sources of impedance-mismatch and/or reflections



Skin Effect

- At low frequencies, most of conductor's cross-section carries current.
- As frequency increases, current moves to skin of conductor, back-EMF induces counter-current in body of conductor. Result: increased resistance, longer transmission delays.
- Skin effect most important at gigahertz frequencies.

■ Isolated conductor:



Low frequency



High frequency

■ Conductor and ground:



Low frequency



High frequency



Propagation Delay

Waves travel with velocity through medium:

$$v = (LC)^{-1/2} = (\epsilon_{di} \mu_{di})^{-1/2} = c_0(\epsilon_r \mu_r)^{-1/2}$$

ϵ is the permittivity of dielectric

μ is the permeability of dielectric



Relative permittivity ϵ_r and propagation speed (μ_r is typically 1 for most dielectrics):

Dielectric	ϵ_r	Speed (cm/ns)
Vacuum	1	30
SiO ₂	3.9	15
PC Board (epoxy glass)	5.0	13
Alumina (ceramic package)	9.5	10



Propagation Delay


But it's not that simple ...




Propagation Delay

Once again, $\tau = RC$


$$\begin{aligned}C_{\text{wire}} &= C_{\text{pp}} + C_{\text{fringe}} + C_{\text{interwire}} \\ &= (\epsilon_{\text{di}}/t_{\text{di}})WL \\ &\quad + (2\pi\epsilon_{\text{di}})/\log(t_{\text{di}}/H) \\ &\quad + (\epsilon_{\text{di}}/t_{\text{di}})HL\end{aligned}$$



Propagation Delay



(from [Bakoglu89])




Insights


- For $W/H < 1.5$, the fringe component dominates the parallel-plate component. Fringing capacitance can increase overall capacitance by a factor of 10 or more.
- When $W < 1.75H$ interwire capacitance starts to dominate
- Interwire capacitance is more pronounced for wires in the higher interconnect layers (further from the substrate)
- Wire delay nearly proportional to L^2

Rules of thumb:


- Never run wires in diffusion
- Use poly only for short runs
- Shorter wires – lower R and C
- Thinner wires – lower C but higher R



Wire Spacing



from MPR 2000



Overcoming Interconnect R

Selective technology scaling (scale W while holding H constant)

Use better interconnect materials

- **lower resistivity materials like copper**

As processes shrink, wires get shorter (reducing C) but they get closer together (increasing C) and narrower (increasing R). So RC wire delay increases and capacitive coupling gets worse.



Copper has about 40% lower resistivity than aluminum, so copper wires can be thinner (reducing C) without increasing R

- **use silicides (WSi_2 , $TiSi_2$, $PtSi_2$ and $TaSi$)**

Conductivity is 8-10 times better than poly alone



Use more interconnect layers

reduces the average wire length L , but beware of extra contacts



Inductive Noise

$L \, di/dt$ noise (ground bounce):



Inductive Noise

$L \, di/dt$ noise (ground bounce):

