<u>Aligned Wafer Level</u> <u>Bonding</u>

Brian Drewry ENEE416 Fall 2009

What is <u>Aligned Wafer Level Bonding?</u>



图 2 使用对准面圆键合放不时 3-D 生迁示基因。[2,3]

 Aligned Wafer Level Bonding can be described as process that allows stacking two or more processed wafers together involving, "the application of intermediary layer, wafer alignment and bonding" (Lindner, 1439).

Benefits of Aligned Wafer Bonding

The benefits of device stacking are: size reduction increase in "silicon efficiency reduction in signal delay reduced parasitic • decrease in power consumption increase in speed increase in number of neighboring devices extension of bandwidth" (Linder, 1439).

Intermediate Layers for Wafer Bonding

 An intermediate layer is necessary when bonding two wafers or substrates in wafer level alignment.

There are seven different types of intermediate layers, "available for 3-D interconnection technology and wafer level packaging:
 Solder alloys: requires low temperature and low force
 Gold to gold wafer bonding: requiring high temperature and high force
 Copper to copper wafer bonding: requiring high temperature and high force
 Aluminum to aluminum wafer bonding: requiring reduced atmosphere (forming gas), high temperature and high force

Anodic bonding: requiring high temperature, high vacuum, high voltage

Silicon direct bonding (SDB): requires ultra clean bonding environment Polymer bonding: requiring low temperature, low force, high vacuum" (Linder,1440).

• The various mechanical properties of the surface is vital to the viability of the process viscosity, thermal mismatch and fragility of the bonding elements should be considered.

Infrared Alignment:

- One of the first methods used in wafer alignment was Infrared Alignment.
- This method utilizes the infrared light for the alignment process.
- Silicon is, "transparent in the infrared spectrum, one can view and align both wafers to each other" (Mirza, 677)
- The limitations of using infrared imaging is diffraction, "alignment errors of +/- 5um"
- Transparency of the wafers may not be entirely clear due to composition of the wafer, particularly metal components that do not allow infrared light pass through (Mirza, 677).



Through Wafer Via Holes

 Etches an hole entirely through the first wafer to view the second wafer for the alignment process shown in figure 3.

 This process "requires precision registration of the backside via hole mask to the front side of the wafer" (Mirza, 677).

 This method is useful in MEMS applications where the thickness is several microns.



Figure 3. Use of through wafer via holes for wafer to wafer alignment

Wafer Backside Alignment

- Utilizes alignment keys on the backside of the first wafer which are then aligned to the front side alignment marks of the second wafer, shown in figure 4.
- This method is, "a standard for MEMS wafer bonding.
- Requires precision registration precision registration of the backside alignment keys to the front side marks and exact alignment of the wafers.
- The registration of alignment keys and the aligning of both wafers, "each introduce errors of the order of 1 um" (Mirza, 678).
- Is acceptable for MEMS applications in the order of two or more microns.



Figure 4: Wafer to wafer alignment using Wafer Backside Alignment Keys.

Face to Face Alignment: Using SmartView

- Utilizes two microscopes for alignment, one above and one below the wafer stack.
- The two microscopes, "system focuses on a common axis calibrated for each alignment.
- Each microscope objective observes one alignment key on the surface of the wafer"
- Each microscope digitally stores the alignment key of the farthest wafer then aligns the wafers according to the digital alignment keys (Dragoi, 426).
- Both wafer alignment stages, "uses encoded stage motors that allow X,Y movements of 0.1 micron" (Mirza, 679).



Face to Face Alignment: Using SmartView

- Both wafer alignment stages, "uses encoded stage motors that allow X,Y movements of 0.1 micron" (Mirza, 679).
- The face to face alignment method is able to, "achieve 1 micron alignment precision" (Dragoi, 425).
- This process also has an "repeatability of the measurement system is less than 0.35 microns" (Dragoi, 426).
- Smart View, can be a completely automated system or a semi automated system.
- Face to face alignment is the most accurate alignment available and is completely viable in a commercial process.

Wafer Bonding

Courtesy of EV Group.

- Intermediate bonding layers are either spun or sprayed on for uniformity of the layers.
- Sprayed bonding agents such as polymers, "average uniformity achieved was 7.5%"(Lindner, 1440).
- The process of forming the interconnects and bonding the wafers is shown below in figure 6.
- The usual thinning process procedures are: "mechanical grinding, lapping, reactive ion etching (RIE), wet etching, ADP-DCE (Atmospheric Down Stream Plasma Dry Chemical Etching)" (Lindner,1441). After thinning both the top and back side of the resulting wafer stacks.



Applications



Capping wafer with planar surface and multiple feed-trough and picture of a MEMS device sample - Courtesy of VTI



 V. Dragoi*, P. Lindner, M. Tischler, C. Schaefer "New challenges for 300mm Si technology:3D interconnects at wafer scale by aligned wafer bonding" Materials Science in Semiconductor Processing Volume 5, Issues 4-5, August-October 2002: 425-428 <u>ScienceDirect</u>University of Maryland College Park, Research Port. 24 Oct 2009<u>http://www.sciencedirect.com.proxy-um.researchport.umd.edu/science?_ob=MImg&_imagekey=B6VPK-47RJWJD-2-D&_cdi=6209&_user=961305&_orig=search&_coverDate=10%2F31%2F2002&_sk=999949995& view=c&wchp=dGLbVIz-7SkWz&md5=947b4f4a80c238214a1a3390c01d2559&ie=/sdarticle.pdfttp://www.sciencedirect.com
</u>

zSkWz&md5=947b4f4a80c238214a1a3390c01d2559&ie=/sdarticle.pdfttp://www.sciencedirect.co m.proxyum.researchport.umd.edu/science?_ob=MImg&_imageke

- Lindner, Paul, "3D interconnect through aligned wafer level bonding" Electronic Components and Technology Conference, 2002. Proceddings 52nd 28-31 May 2002: 1439-1443 <u>IEEE Explore</u> University of Maryland College Park, Research Port. 24 Oct 2009 <u>http://ieeexplore.ieee.org.proxy-um.researchport.umd.edu/stamp/stamp.jsp?tp=&arnumber=1008295&isnumber=21740</u>
- A.R Mirza, "One Micron Precision, Wafer-Level Aligned Bonding for Interconnect, MEMS and Packaging Applications" Electronic Components and Technology Conference, 2002: 676-680 <u>IEEE Explore</u> University of Maryland College Park, Research Port. 24 Oct 2009 <u>http://ieeexplore.ieee.org.proxy-</u>

um.researchport.umd.edu/stamp/stamp.jsp?tp=&arnumber=853231&isnumber=18541

- I-Mirconews ADVANCED PACKAGING:3D IC, WLP &TSV: 3DWLP OF MEMS:Market Drivers & technical Challenges "3D WLP of MEMS: Market Drivers & Technical Challenges" Donald Robert, Ken Gilleo, Heikki Kuisma. 5 Feb 2009. Yole Development. 26 Oct 2009 <u>http://www.i-</u> micronews.com/analysis/3D-WLP-MEMS-Market-Drivers-Technical-Challenges,2710.html
- 应用于3D互连的对准晶圆键合技术, James Lu, T.Matthias, P Lindner EV Group, Sch. 1 Jan. 2006. Ronald Gutmann Center for Integrated Electronics 24 Oct 2009 <u>http://www.laogu.com/wz_26152.htm</u>