



Bus-Based Multiprocessors


Shared Memory Model:



Shared Memory Implementation:




Cache Coherence Problem



(Assume writeback caches)

- ① P₁ performs ld A
- ② P₁ performs st A
⇒ A is dirty in P₁'s cache
- ③ P₂ performs ld A

⇒ P₂ loads stale copy of A from memory.




(Assume write through caches)

- ① P₁ performs ld A
- ② P₂ performs ld A
- ③ P₁ performs st A
- ④ P₂ performs ld A

⇒ P₂ loads stale copy of A from cache.

Memory Consistency Model

⇒ When sequential consistency is broken.



Assume write back caches

- ① P_1 writes $A=1$
- ② P_1 writes $X=1$
- ③ X is written back to memory
- ④ P_2 reads $X=1$
- ⑤ P_2 reads $A=0$
- ⑥ P_2 writes $B=A=0$


Sequentially consistent order:

- P_1 writes $A=1$
- P_1 writes $X=1$
- P_2 reads $X=1$
- P_2 reads $A=1$
- P_2 writes $B=A=1$


⇒ Caches reorder writes.

- P_1 order: $A=1, X=1$
- P_2 order: $X=1, A=1$

Snoopy Cache Coherence Buses



Bus-Based Write Invalidate



Bus-Based MESI

