



Memory Subsystem Architecture

ENEE 446
Fall 2018
Handout #26



Memory Transaction

Data Transfer



Single Memory Access:

Ex: $t_{\text{address}} = 10\text{ns}$
 $t_{\text{data-access}} = 50\text{ns}$
 $t_{\text{data-transfer}} = 10\text{ns}$


Total access latency = 70ns

Interleaved Memory Access:



Low-Order Interleaving



How many banks are needed?



DRAM Architecture

EDO DRAM:


DRAM page size typically
 the square root of DRAM size
 e.g. 64 Mbit DRAM \Rightarrow 8 Kbits
 = 1 Kbytes
lots of data in a DRAM page



long DRAM array access \longleftrightarrow

DRAM Architecture

Multiple internal banks:



CDRAM:

