

Data-Level Parallelism

- Regular parallelism occurring in matrix-vector computations
- Ex: $\text{Daxpy } Y[i] = a \cdot X[i] + Y[i]$

Scalar Code

Loop:
L.D F0, a
L.D F2, $\emptyset(R_x)$
MUL.D F2, F2, F0
L.D F4, $\emptyset(R_y)$
ADD.D F4, F4, F2
S.D F4, O(R_y)
DADDIU R_x, R_x, #8
DADDIU $R_y, R_y, \#8$
DSUBU R20, R4, Rx
BNEZ R20, Loop


Vector Code

L,D F0, a
LV V1, Rx
MULVS.D V2, V1, F0
LV V3, Ry
ADDVV.D V4, V2, V3
SV V4, Ry

\Rightarrow


$\lambda \quad \lambda \quad \lambda \quad \dots$
 $* \quad \lambda \quad \lambda \quad +$
 $+ \quad + \quad + \quad S$
 $S \quad S \quad S \quad S$

Vector Datapath



Multiple Lanes

Use multiple functional units to exploit parallelism within a single vector spatially.



Loop Unrolling for SIMD Parallelism

for ($i = 0; i < n; i++$)
 $\quad d[i] = a[i] * b[i] + c;$

LOOP: L.D F0, (R1)
 L.D F1, &(R1)
 L.D F2, 16(R1)
 L.D F3, 24(R1)
 L.D F4, (R2)
 L.D F5, &(R2)
 L.D F6, 16(R2)
 L.D F7, 24(R2)
 MUL.D F8, F0, F4
 MUL.D F9, F1, F5
 MUL.D F10, F2, F6
 MUL.D F11, F3, F7
 ADD.D F12, F8, F16
 ADD.D F13, F9, F16
 ADD.D F14, F10, F16
 ADD.D F15, F11, F16
 S.D F12, (R3)
 S.D F13, &(R3)
 DADDI R3, R3, #8
 DADDI R4, R4, #1
 SLT RS, R4, R6
 BNE2 RS, LOOP

LOOP: L.D F0, (R1)
 L.D F1, &(R1)
 MUL.D F8, F0, F4
 ADD.D F12, F6, F16
 S.4> F12, (R3)
 DADDI R1, #32
 DADDI R2, #32
 DADDI R3, #32
 DADDI R4, #4
 SLT R5, R4, R6
 BNE2 R5, LOOP

④