


MIPs ISA Summary (minus floating point)

- 64 bit Architecture
- Register Organization
 - 32 GPRs (each 64 bits)
 - R1 - R31
 - R0 \equiv 0 always
- Memory
 - byte addressable
 - big or little endian
- Fixed instruction format



- Data types
 - 8-bit (byte)
 - 16-bit (half-word)
 - 32-bit (word)
 - 64-bit (double word)
- Addressing modes
 - immediate
 - displacement
 - PC-relative
 - register indirect

MIPS ISA Summary

(minus floating point)

- Arithmetic Ops

3-address reg-reg

$rd \leftarrow rs \text{ funct } rt$ (R-type)

3-address reg-imm

$rt \leftarrow rs \text{ op } Imm$ (I-type)

- Data transfer Ops

3-address reg-imm

$rt \leftarrow * [rs + Imm]$ (I-type)

$* [rs + Imm] \leftarrow rt$

- Control Ops

Conditional branch (I-type)

$IP \leftarrow IP + 4$ if $rs == 0$

$IP \leftarrow IP + 4 + (Imm \ll 2)$

if $rs \neq 0$

BNEZ

Unconditional branch

J: $IP \leftarrow IP + 4 + (Offset \ll 2)$ (J-type)

JAL: $R31 \leftarrow IP + 4,$ (J-type)

$IP \leftarrow IP + 4 + (Offset \ll 2)$


JR: $IP \leftarrow rs$ (I-type)

JALR: $R31 \leftarrow IP + 4,$ (I-type)

$IP \leftarrow rs$


Microarchitecture Building Blocks

Multiplexers





Output follows one of the inputs based on "Sel".

Arithmetic Unit (ALU)




"Op" selects an ALU function
Arithmetic: ADD, SUB, ...
Logical: AND, OR, NOT, SHIFT, ...
Comparison: GT, LT, EQ, ...

Edge-Triggered Flip-Flop




Microarchitecture Building Blocks

Single Register



Output "Q" follows input "D" on clock edge in Enable "EN" asserted.


Register File



Read ports: "RD1" + "RD2" controlled by "RS1" + "RS2".


Write port: "WD" controlled by "WE".
Writes occur only when enable "WE" asserted.

Memory



Read is combinational
Write happens on clock edge if enable "WE" asserted.

Combinational MIPS Implementation



Hardwired Control

	RDS	RWE	AS	BS	AF	MWE	WBS	IPS
ALU	rf3 <16..20>	yes	RD1	RD2	FUNC	no	ALU	IP+4
ALU _i	rf2 <11..15>	yes	RD1	Imm ₁₆	OP	no	ALU	IP+4
LD	rf2 <11..15>	yes	RD1	Imm ₁₆	A+B	no	Mem	IP+4
SD	-	no	RD1	Imm ₁₆	A+B	yes	-	IP+4
BEQZ	-	no	IP+4	Imm ₁₆	A+B	no	-	IP+4 if NZ, ALU if Z
JUMP	-	no	IP+4	Off ₂₆	A+B	no	-	ALU
JAL	R31	yes	IP+4	Off ₂₆	A+B	no	IP+4	ALU
JR	-	no	RD1	-	A+0	no	-	ALU
JALR	R31	yes	RD1	-	A+0	no	IP+4	ALU

At rising edge of clock:

update IR


update regfile

update data mem

clock timing:

$$t_c > t_{\text{FETCH}} + t_{\text{RFETCH}} + t_{\text{ALU}} + t_{\text{MEM}} + t_{\text{RWB}}$$

Stalling Pipeline for Data Hazards



Stall Equation

Register Use

	<u>source</u>	<u>dest</u>
ALU	rf1, rf2	rf3
ALU _i	rf1	rf2
LD	rf1	rf2
SD	rf1, rf2	-
BZ	rf1	-
J	-	-
JAL	-	31
JR	rf1	-
JALR	rf1	31

Qualifying terms

$$RD = \begin{cases} rf3, & \text{if opcode} == \text{ALU} \\ rf2, & \text{if opcode} == \text{ALU}_i, \text{LD} \\ 31, & \text{if opcode} == \text{JAL, JALR} \end{cases}$$


$$we = \begin{cases} (RD \neq 0), & \text{if opcode} == \text{ALU, ALU}_i, \\ & \text{LD, JAL, JALR} \\ \text{false}, & \text{otherwise} \end{cases}$$

$$re1 = \begin{cases} \text{true}, & \text{if opcode} == \text{ALU, ALU}_i, \\ & \text{LD, SD, BZ, JR, JALR} \\ \text{false}, & \text{if opcode} == \text{J, JAL} \end{cases}$$

$$re2 = \begin{cases} \text{true}, & \text{if opcode} == \text{ALU, SD} \\ \text{false}, & \text{otherwise} \end{cases}$$

$$\text{Stall} = ((rsr == RDE) \cdot we_E + \\ (rsr == RDM) \cdot we_M) \cdot re1_R + \\ ((rtr == RDE) \cdot we_E + \\ (rtr == RDM) \cdot we_M) \cdot re2_R$$

Bypassing to the ALU



Decode
Stage