

Scoreboarding Ex

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	...	55	56	57	
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					
F	D	I	E	M	W																					

MUL.D - 9 cycles; DIV.D - 39 cycles; ADD.D, SUB.D - 1 cycle

cycle 8:

Busy bits:

F0	F2	F4	F6	F8	F10
1	0	0	0	1	1

OPCODE R₁ SR₁ R₂ SR₂ DR
 ADD0 SUB.D 1 F6 1 F2 F8
 ADD1
 MULT MUL.D 1 F2 1 F4 F0
 DIV DIV.D 0 F0 1 F6 F10

set busy bits [F6]=1
 allocate ADD1
 OPCODE ← ADD.D
 R₁ ← 0
 SR₁ ← F8
 R₂ ← 1
 SR₂ ← F2
 DR ← F6

cycle 10:

Busy bits:


F0	F2	F4	F6	F8	F10
1	0	0	1	1	1

OPCODE R₁ SR₁ R₂ SR₂ DR
 ADD0 SUB.D 1 F6 1 F2 F8
 ADD1 ADD.D 0 F8 1 F2 F6
 MULT MUL.D 1 F2 1 F4 F0
 DIV DIV.D 0 F0 1 F6 F10


Write Result → REG[F8]
 Reset busy bits [F8]=0
 Deallocate ADD0
 Check scoreboard
 match waiting source opnd F8 for ADD1
 set ADD1.R₁=1
 Issue ADD1



Dynamic Scheduling Using Reservation Stations (Tomasi's Algorithm)




Dynamic Scheduling Using Reservation Stations (Tomasiculo's Algorithm)



Register Renaming Example

- ① ADD F0 F4 F4
- ② ADD F2 F0 F4
- ③ ADD F0 F4 F4
- ④ ADD F2 F0 F4

Dynamic Scheduling Using Reservation Stations (Tomasi's Algorithm)



- Memory Disambiguation Example
- ① ADD R1 R2 R3
 - ② SW R4 A(R1)
 - ③ LW R5 B(R2)

Tomasulo's Algorithm Example

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
① L.D F0, A(R1)	F	D	I	E	M	W																								
② L.D F2, B(R1)	F	D	I	E	M	W																								
③ MUL.D F4, F0, F2	F	D	I	-	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
④ ADD.D F6, F4, F8	F	D	I	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑤ S.D F6, D(R1)	F	D	I	(E)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑥ DADDI R1, R1, #8	F	D	I	E	M	W																								
⑦ SLT R3, R1, R2	F	D	I	E	M	W																								
⑧ BNEZ R3, LOOP	F	D	I	E	M	W																								
⑨ L.D F0, A(R1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑩ L.D F2, B(R1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑪ MUL.D F4, F0, F2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑫ ADD.D F6, F4, F8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑬ S.D F6, D(R1)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑭ DADDI R1, R1, #8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑮ SLT R3, R1, R2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
⑯ BNEZ R3, LOOP	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

iteration n


iteration n+1

```

for ( i = 0; i < n; i++ ) {
    DE[i] = A[i] * B[i] + C;
}
i → R1, C → F8, n * 8 → R2
    
```

MUL.D - 9 cycles
 ADD.D - 3 cycles

Dynamic Scheduling Using Reservation Stations (Tommasulo's Algorithm)



Cycle 21: ADDD Completes (Instruction ④)
 Assent <DATA>, TAG=24 onto result bus
 TAG matches instruction ⑤ in store unit
 TAG does not match in register file