


Modern Superscalar Case Study

from Patilcharka, Jouppi, + Smith - ISCA '97




Fetch Decode Rename Issue Register Read Execute Memory Commit


Example Pipeline (Similar to MIPS R10000, DEC 21264)

Register Renaming

Renaming 1 instruction:




Renaming Multiple Instructions:




Issue

Wake-up Logic:




Select Logic:

Instruction Window



Arbitration Logic

Commit



- Commit instructions in-order.

- Check exceptions
 - update Committed Map
 - update memory
- Maintain slots as a circular buffer
- Commit instructions from head.
 - Allocate slots from tail.