

Maintaining Precise State: Reorder Buffer

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
①	L.D F0, A(R1)	F D I E M N C																												
②	L.D F2, B(R1)	F D I E M N C																												
③	MUL.D F4, FO, F2	F D I - E E W C																												
④	ADD.D F6, F4, F8	F D I - - E E W C																												
⑤	S.D F6, D(R1)	F D I (E) - - E M W C																												
⑥	DADDI R1, R1, #8	F D I E M N - - - C																												
⑦	SLT R3, R1, R2	F D I E M W - - - C																												
⑧	BNEZ R3, LOOP	F D I E M W - - - C																												
⑨	L.D FO, A(R1)	- - F D I E M W C																												
⑩	L.D F2, B(R1)	F D I E M W C																												
⑪	MUL.D F4, FO, F2	F D I - E E W C																												
⑫	ADD.D F6, F4, F8	F D I - - E E W C																												
⑬	S.D F6, D(R1)	F D I (E) - - E M W C																												
⑭	DADDI R1, R1, #8	F D I E M W - - - C																												
⑮	SLT R3, R1, R2	F D I E M W - - - C																												
⑯	BNEZ R3, LOOP	F D I E M W - - - C																												

!left: i = 0; i < n; i++) {

```

    D[i] = A[i] * B[i] + C;
}

```

i → R1, C → F8, n · 8 → R2

MUL.D - 2 cycles
ADD.D - 2 cycles

Control Speculation through Dynamic Branch Prediction

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
①	L.D F0, A(R1)	F D T F M NC																												
②	L.D F2, B(R1)	F D I F M WC																												
③	MUL.D F4, F0, F2	F D I - EEW C																												
④	ADD.D F6, F4, F8	F D I - - EEW C																												
⑤	S.D F6, D(R1)	F D I (E) - - EM WC																												
⑥	DADDI R1, R1, #8	F D I EMW - - C																												
⑦	SLT R3, R1, R2	F D I EMW - - C																												
⑧	BNEZ R3, LOOP	F D I EMW - - C																												
⑨	L.D F0, A(R1)	F D I EMW - - C																												
⑩	L.D F2, B(R1)	F D I EMW - - C																												
⑪	MUL.D F4, F0, F2	F D I - E FMW - - C																												
⑫	ADD.D F6, F4, F8	F D I -- EEW C																												
⑬	S.D F6, D(R1)	F D I (E) - - EMW C																												
⑭	DADDI R1, R1, #8	F D I EMW - - C																												
⑮	SLT R3, R1, R2	F D I EMW - - C																												
⑯	BNEZ R3, LOOP	F D I EMW - - C																												
⑰	L.D F0, A(R1)	F D I EMW - - C																												
⑱	L.D F2, B(R1)	F D I EMW - - C																												

for (i=0; i < n; i++) {
 DL[i] = AC[i].B[Li] + Ci;
 }

MUL.D - 1 cycle
 ADD.D - 1 cycle

(P)

Control Speculation: Branch Misprediction