Problem 1

H&P 3.2

Problem 2

H&P 3.5

Optional Problem

H&P 3.6: This problem is not part of the problem set, and you don’t have to hand it in. But, you may want to try it when studying for the midterm.

Problem 3

In this problem, we will look at how a common vector loop runs on two processors, one that implements scoreboarding and another that implements Tomasulo’s algorithm. The loop is the so-called SAXPY loop and is the central operation in Gaussian elimination. The loop implements the vector operation $Y = a \times X + Y$ for a vector of length 100. The code is shown below:

```
foo:  fld   f2, 0(x1)    ; load $X[i]$
    fmul.d f4, f2, f0    ; multiply $a \times X[i]$
    fld   f6, 0(x2)     ; load $Y[i]$
    fadd.d f6, f4, f6   ; add $aX[i] + Y[i]$
    fsd   f6, 0(x2)     ; store $Y[i]$
    addi x1, x1, #8     ; increment $X$ index
    addi x2, x2, #8     ; increment $Y$ index
    sltiu x3, x1, #800   ; test if done
    bne  x3, x0, foo    ; loop if not done
```
You will be asked to specify the state of the processor after some number of instructions from the SAXPY loop have executed. When doing this, use the structure on page 1 of handout #10 for scoreboard, and the structure on page 2 of handout #10 for Tomasulo’s algorithm. Before drawing the processor state, you must first draw the pipeline diagram. In order to do this, you will need some rules about how to draw the pipeline diagrams. These rules are given at the end of this problem.

a. Using the SAXPY code, show the state of the scoreboard when the sltiu instruction reaches write result. Assume that there is one integer functional unit. Assume the FP unit configuration of H&P Figure C.49 with the FP latencies of H&P Figure 3.2 (see below for modifications to these latencies). The branch should not be included in the scoreboard.

b. Use the SAXPY code and a fully pipelined FPU with the latencies of H&P Figure 3.2 (see below for modifications to these latencies). Assume Tomasulo’s algorithm for the hardware with one integer unit. Show the state of the reservation stations and register file ready bits when the sltiu writes its result on the CDB. Do not include the branch.

c. Using the SAXPY code, assume a scoreboard with the FP functional units described in H&P Figure C.49, plus one integer functional unit (also used for load-store). Assume the latencies shown below in the table (see below for modifications to these latencies). Show the state of the scoreboard when the branch issues for the second time. Assume the branch was correctly predicted taken and took 1 cycle. How many clock cycles does each loop iteration take? You may ignore any register port/bus conflicts.

<table>
<thead>
<tr>
<th>Instruction producing result</th>
<th>Instruction using result</th>
<th>Latency in clock cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP multiply</td>
<td>FP ALU op</td>
<td>6</td>
</tr>
<tr>
<td>FP add</td>
<td>FP ALU op</td>
<td>4</td>
</tr>
<tr>
<td>FP multiply</td>
<td>FP store</td>
<td>5</td>
</tr>
<tr>
<td>FP add</td>
<td>FP store</td>
<td>3</td>
</tr>
<tr>
<td>Integer operation (including load)</td>
<td>Any</td>
<td>0</td>
</tr>
</tbody>
</table>

d. Use the SAXPY code. Assume Tomasulo’s algorithm for the hardware using one fully pipelined FP unit and one integer unit. Assume the latencies shown in the above table from part c. (see below for modifications to these latencies). Show the state of the reservation stations and register file ready bits when the branch is executed for the second time. Assume the branch was correctly predicted as taken and took 1 cycle. How many clock cycles does each loop iteration take?

As mentioned earlier, you must draw the pipeline diagrams before specifying the state of the processor. Here are some rules that will help you draw the pipeline diagrams. For all the rules, assume all units are fully pipelined. Also, assume there is no forwarding in scoreboard, but there is forwarding in Tomasulo.

1. For scoreboard, issue and register read happen on two separate cycles. For instance, the addi instruction would look like the following:

   \[ F D I R E W \]
And the store double instruction would look like:

$$F \ D \ I \ R \ M \ W$$

Also, in scoreboard, WAR hazards are detected and stalled during the writeback stage, as discussed in class.

2. For Tomasulo, register read happens in the same cycle as issue. For instance, the addi instruction would look like the following:

$$F \ D \ I \ E \ W$$

And the store double instruction would look like:

$$F \ D \ I \ M \ W$$

3. H&P Figure 3.2 gives the *latencies* of various instructions. The latency is the number of intervening cycles required between two dependent instructions:

$$\text{fmult.d } f4, f2, f0$$

$$\text{fadd.d } f6, f4, f6$$

means that you need the following pipeline diagram for scoreboard:

$$\begin{align*}
\text{fmult.d} & \quad F \ D \ I \ R \ E \ E \ E \ W \\
\text{fadd.d} & \quad F \ D \ I \ - \ - \ - \ R \ E \ E \ E \ W
\end{align*}$$

because there is no forwarding in scoreboard. For Tomasulo, you would have:

$$\begin{align*}
\text{fmult.d} & \quad F \ D \ I \ E \ E \ E \ E \ W \\
\text{fadd.d} & \quad F \ D \ I \ - \ - \ - \ E \ E \ E \ E \ W
\end{align*}$$

4. In H&P Figure 3.2, the book claims FPop $\rightarrow$ Store has latency 2 cycles. Change this to latency 3 cycles. This is an inconsistency that cannot be rectified if you assume that FPop $\rightarrow$ FPop is 3 cycles:

$$\begin{align*}
\text{fmult.d} & \quad F \ D \ I \ R \ E \ E \ E \ W \\
\text{fsd} & \quad F \ D \ I \ - \ - \ - \ R \ M \ W
\end{align*}$$
5. For scoreboard, a scoreboard slot does not free up until the instruction in the slot enters writeback.

\begin{verbatim}
addi F D I R E W
addi F D - - I R E W
\end{verbatim}

6. For Tomasulo, create enough reservation stations such that you never have any structural hazards.

\begin{verbatim}
fld F D I M W
fmult.d F D I E E E E W
\end{verbatim}

7. For parts a. and b., you are to use the latencies in H&P Figure 3.2. However, in this figure, the LOAD → FPop latency is specified as 1 cycle. This is correct for scoreboard, but for Tomasulo, the LOAD → FPop latency should be 0 cycles because there is forwarding (in scoreboard, there is no forwarding, thus the stall):

\begin{verbatim}
load RD IMM W
fmult.d F D I E E E E E E W
\end{verbatim}

8. For parts c. and d., you are to use the latencies given in the table in part c. However, in this table, the LOAD → FPop latency is specified as 0 cycles. This is correct for Tomasulo, but for scoreboard, the LOAD → FPop latency should be 1 cycle because there is no forwarding (in Tomasulo, there is forwarding, thus there is no stall):

\begin{verbatim}
load RD IMM W
fmult.d F D I R E E E E E E W
\end{verbatim}