

Project 6: Virtual Memory I (4%)

ENEE 447: Operating Systems — Spring 2016 Assigned: Monday, Mar 21; Due: Friday, Apr 1

Purpose

In this project you will figure out how to turn on the ARM's virtual memory system. Virtual memory underlies many of computing's most important facilities, including process protection, shared memory, multitasking, the kernel's privileged mode, the familiar virtual-machine programming model, and more. It is essential to most operating systems, especially general-purpose operating systems. Your implementation will be very simple but will have all of the essentials, including shared pages (two different virtual pages mapping to the same physical page), different mapping characteristics for different pages, etc. Once you get this working, it should become obvious how to extend the facility to a full system, as we will in a future project.

Virtual Memory and the ARM/Raspberry Pi

Address translation is the mechanism through which the operating system provides virtual address spaces to user-level applications. The operating system maintains a set of mappings that translate references within the per-process virtual spaces to the system's physical space. Addresses are usually mapped at a *page* granularity—typically several kilobytes. The mappings are organized in a *page table*, and for performance reasons most hardware systems provide a *translation lookaside buffer (TLB)* that caches those PTEs (page-table entries; i.e. mappings) that have been needed recently. When a process performs a load or store to a virtual address, the hardware translates this to a physical address using the mapping information in the TLB. If the mapping is not found in the TLB, it must be retrieved from the page table and loaded into the TLB before processing can continue. The ARM has a TLB, and its hardware can automatically walk the page tables and load the TLB with the required information, when it find it in the page table.

The table looks like this:



Figure B3-3 General view of address translation using Short-descriptor format translation tables

Note that there is one page in the first-level table and potentially thousands of pages making up the second-level table. However, if the PTE indicates that it maps a large area, like a 1MB "section" or a 16MB "supersection," then there need be no second-level table at all. The PTE format looks like this:



Figure B3-4 Short-descriptor first-level descriptor formats

Putting 0b10 in the bottom two bits indicates that the PTE is for a 1MB section.

Your First-Ever VM Implementation

We will implement the simplest of facilities: a single level page table (just an array, really) of page-table entries (PTEs) indexed by the virtual page number. Our page sizes will be the 1MB sections, so the page table need only hold 4K entries to map the entire 4GB space. Using large pages allows the table to be relatively small: 16KB per page table.

The code on **core1** is the test subject: this is the code that will experience virtual memory. It runs a loop in SYS mode that just flashes the LEDs, but it flashes the red LED using GPIO addresses and flashes the green LED using addresses in "virtual page 2" ... so, at least when you first get your code and start experimenting with it, the green LED will not flash. This is because the "user-level" code (not really user-level because it runs in SYS mode) calls two different functions:

- **flash_led**, which uses the following addresses:
 - #define GPFSEL3 0x3F20000C
 - #define GPFSEL4 0x3F200010
 - #define GPSET1 0x3F200020
 - #define GPCLR1 0x3F20002C
- flash_led_diffio, which uses different I/O addresses:
 - #define V_GPFSEL3 0x0020000C
 - #define V_GPFSEL4 0x00200010
 - #define V_GPSET1 0x00200020
 - #define V_GPCLR1 0x0020002C

Note that, if a page size is 1MB, then the bottom 20 bits are page-offset bits, and the topmost 12 bits create the virtual page number. Thus an address looks like the following in hex:

0xVVVOOOOO

Where the "V" bits make up the virtual page number, and the "O" bits make up the page offset.

In the Raspberry Pi 2, the GPIO registers (including the ones corresponding to the LEDs) are memorymapped to the 0x3F2xxxx addresses, so when the **flash_led_diffio**() function uses the V_GPx addresses which are in the 0x002xxxx range, no GPIOs are affected, and thus the LED does nothing. The function blindly sends out data values into a garbage area of memory.

The code on **core0** tells **core1** when to initiate virtual memory, by interrupting **core1** after a few seconds. Five seconds after system start-up, **core0** interrupts **core1**, and in the IRQ interrupt handler, **core1** calls the function **enable_vm(**), which turns everything on. This will be transparent to the blinking code running on core1 — it should transitions from one moment, during which only the red LED is blinking, to the next moment, where either the green LED is blinking, or both red and green LEDs are blinking, depending on how you choose to map the IO addresses.

The kernel code on **core0** at the outset initializes the user page tables to 0s ... in other words, all PTEs are invalid at startup. Thus, the **enable_vm**() routine needs only to set a handful of PTEs and then turn the correct switches to get the TLB operational. There are only four distinct pages being used by your code at the moment the **enable_vm**() function is called:

- 0x3F2xxxxx GPIO addresses
- 0x002xxxxx V_GPIO addresses (virtual addresses that, until the virtual memory system is enabled, point out into the wilderness and do nothing)
- 0x400xxxxx timer/clock device-register addresses
- 0x000xxxxx where nearly all your code and data lies

You will want to create a mapping for each, as follows:

- 0x3F2xxxxx → both 0x3F2xxxx and somewhere else, for example 0x002xxxxx (First have the GPIO addresses map to themselves, but also point them to 0x002xxxxx, for symmetry's sake: the first five seconds only the red LED blinks, and then only the green one will)
- $0x002xxxxx \rightarrow 0x3F2xxxxx$
- $0x400xxxxx \rightarrow 0x400xxxxx$
- $0x000xxxxx \rightarrow 0x000xxxxx$

Note that we are cheating a bit here, because what we are doing is running an application in bare-metal mode, in which it is executing out of physical memory using physical addresses, and we are using virtual memory to translate just one select range of virtual addresses, in a sort of contrived way. Don't worry, we will get to the real thing by the end of the semester.

ARM Documentation

You will find the *ARM Architecture Reference Manual* to be invaluable. I will point out some of the most important pages, but you need to explore this document yourself, because the information that you need is spread out all over the document. This is one of those (perhaps many) instances in which you curse ARM, because they really are a misnomer: ARM stands for Acorn RISC Machines, and RISC means Reduced Instruction-Set Computer ... any computer architecture that requires tens of thousands of pages of documentation cannot, in any way, shape, or form, be considered "reduced" ...



This is a picture of wha the format of the PTE is ... each of the bits has meaning, and the following handful of pages in the *Architectural Reference Manual* go into detail (and some are described *much* later in the document). Pay close attention to the bits involved in how the memory behaves (e.g., caching), because some of the settings are specifically for I/O addresses.

Note: in this project we are re-routing I/O addresses through the TLB. I suspect this is unusual, except for hypervisor/guest-operating-system configurations, because the OS often runs in physical mode and is the only one allowed to touch the devices. We will have a split-personality OS by the end of class.

In an implement the TTBCR bi [31 30 [24] EAE [†] † Reserved, U In an implement table format, the second	JNK/SBZP,	it includes the Sonts are:	ecurity Exten	sions and is us	ing the Short-	descriptor 6	trar 5	uslatio 4 3 (0)	n table 2 N	o format
the TIBCR bi	JNK/SBZP,	, if the impleme	Reserved, U	NK/SBZP		6	5	4 3	2 N	0
EAE [†] † Reserved, U In an impleme table format, th	JNK/SBZP,	, if the impleme	Reserved, U	NK/SBZP		6	5	4 3	Z N	0
EAE [†] – J † Reserved, U In an impleme table format, ft	JNK/SBZP,	, if the impleme	Reserved, U	NK/SBZP				(0)	N	
EAE [†] — † Reserved, U In an impleme table format, th 31 31	JNK/SBZP,	, if the impleme								
† Reserved, U In an impleme table format, th 31 31	JNK/SBZP,	, if the impleme				PD1-				
In an impleme table format, tl 31 31	ntation tha		ntation does i	not include the	Large Physic	al Addres	s Ex	tensic	n.	
31 31	he TTBCR	t does not inclu bit assignmen	ude the Secur its are:	ity Extensions	, and is using	g the Short	-des	cripto	or trans	slation
								3	2	0
			Reserve	d, UNK/SBZP					N	
† Reserved, l	JNK/SBZP,	, if the impleme	ntation does	not include the	Large Physic	al Addres	s Ex	tensic	n.	
FAF hit[31]	if implem	entation inclu	des the Larc	e Physical Ac	ldress Fyten	sion				
E.E., 54(51),	Extended	l Address Enab	ole. The mean	ings of the po	ssible values	of this bit	are:			
	0	Use the 32-t	bit translation e format of th	system, with	the Short-des s described in	criptor tra	nsla ion	tion ta	able fo	rmat. I
	1	Use the 40-1 this case, the	bit translation e format of th	system, with TTBCR is a	the Long-des s described in	criptor tra n <i>TTBCR j</i>	nsla form	tion ta at wh	able fo <i>en usi</i>	rmat. In ng the
		Long-descri	ptor translat	ion table form	at on page B4	4-1726.				
	This bit r	esets to 0, in b	oth the Secur	e and the Non-	-secure copie	s of the T	ГВС	R.		
Bit[31], if imp	olementati	on does not in	clude the La	rge Physical	Address Ext	ension				
	Reserved	I, UNK/SBZP.								
Bits[30:6, 3]	Reserved	I, UNK/SBZP.								
PD1, bit[5], ir	1 an imple	mentation tha	t includes th	e Security Ex	tensions					
	Translation table wall of this bit	on table walk d k is performed t is:	isable for tran on a TLB mis	slations using s, for an addre	TTBR1. Thi ss that is trans	s bit contro slated usin	ols v g T	vheth FBR1	er a tra . The e	nslatio ncodin
	0	Perform tran	nslation table	walks using T	TBR1.					
	1	A TLB miss No translati	on an addres on table walk	s that is translation is performed.	ated using TT	BR1 gene	rate	s a Tra	anslati	on fault
PD0, bit[4], ir	1 an imple	mentation tha	t includes th	e Security Ex	tensions					
	Translation table wall of the pos	on table walk d k is performed ssible values of	isable for tran on a TLB mis f this bit are o	slations using for an addres	TTBR0. Thi s that is trans tose for the P	s bit contro lated using D1 bit.	ols v g TT	vheth BR0.	er a tra The n	nslation reaning
Bits[5:4], in a	n impleme	entation that d	loes not incl	ade the Secur	ity Extensio	ns				
					-					

This is the TTBCR, the register that determines how big the page size is via the N bits.

B4.1.154	TBR0. Translation T	able Base Register 0. VMSA					
54.1.104	The TTBR0 characteristics are:						
	Purpose	TTBR0 holds the base address of translation table 0, and information about the memory i occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.					
		This register is part of the Virtual memory control registers functional group.					
	Usage constraints	Only accessible from PL1 or higher.					
		Used in conjunction with the TTBCR. When the 64-bit TTBR0 format is used, cacheability and shareability information is held in the TTBCR, not in TTBR0.					
	Configurations	The Multiprocessing Extensions change the TTBR0 32-bit register format.					
		The Large Physical Address Extension extends TTBR0 to a 64-bit register. In an implementation that includes the Large Physical Address Extension, TTBCR.EAE determines which TTBR0 format is used:					
		EAE==0 32-bit format is used. TTBR0[63:32] are ignored.					
		EAE==1 64-bit format is used.					
		is Banked					
		 has write access to the Secure copy of the register disabled when the 					
		CP15SDISABLE signal is asserted HIGH.					
	Attributes	A 32-bit or 64-bit RW register with a reset value that depends on the register implementation. For more information see the register bit descriptions. See also <i>Reset behavior of CP14 and CP15 registers</i> on page B3-1450.					
		Table B3-45 on page B3-1493 shows the encodings of all of the registers in the Virtual memory control registers functional group.					
	The following subset	ctions describe the TTBR0 formats:					
	32-bit TTBR0	format					
	See TTBCR, Transla	tion Table Base Control Register, VMSA on page B4-1724 for more information about using					
	this register.						
	Note						
	define the translation	tion lable base Control Register, VMSA on page B4-1/24 for a summary of the registers that tables for other address translations.					
	32-bit TTBR0 for	rmat					
	In an implementation	that does not include the Multiprocessing Extensions, the 32-bit TTBR0 bit assignments are					
	31	x-1 x 6 5 4 3 2 1 0					
	Translat	ion table base 0 address Reserved, UNK/SBZP RGN S C					

This is the TTBR0 register; there is also a TTBR1 register. These contain the address of the page table for the currently executing process. When you context switch to another running *process* (which has a different address space, as opposed to switching to another *thread*, which doesn't), you need to give the hardware the pointer to the new process's address space.



This is the page-table organization. The first level entries point to second-level entries, which point to the actual page data. When the first-level entries identify themselves as "sections" they instead point directly to page data.



This indicates how the system behaves wrt multiple multiple simultaneous mappings (e.g. split between two different guest operating systems). One is mapped through the TTBR0 page table, and the other is mapped through the TTBR1 page table, and the amount of memory assigned to each is variable.



These are the values that indicate how much space goes to the TTBR0 address space, and how much goes to the TTBR1 address space.

Bank	ed system control registers						
In an i system Non-se access	In an implementation that includes the Security Extensions, some system control registers are Banked. Banked system control registers have two copies, one Secure and one Non-secure. The SCR.NS bit selects the Secure or Non-secure copy of the register. Table B3-33 shows which CP15 registers are Banked in this way, and the permitte access to each register. No CP14 registers are Banked.						
	Table B3-33 Banked CP15 reg						
CRnª	Banked register	Permitted accesses ^b					
c0	CSSELR, Cache Size Selection Register	Read/write only at PL1 or higher					
c1	SCTLR, System Control Register ^c	Read/write only at PL1 or higher					
	ACTLR, Auxiliary Control Register ^d	Read/write only at PL1 or higher					
c2	TTBR0, Translation Table Base 0	Read/write only at PL1 or higher					
	TTBR1, Translation Table Base 1	Read/write only at PL1 or higher					
	TTBCR, Translation Table Base Control	Read/write only at PL1 or higher					
c3	DACR, Domain Access Control Register	Read/write only at PL1 or higher					
c5	DFSR, Data Fault Status Register	Read/write only at PL1 or higher					
	IFSR, Instruction Fault Status Register	Read/write only at PL1 or higher					
	ADFSR, Auxiliary Data Fault Status Register ^d	Read/write only at PL1 or higher					
	AIFSR, Auxiliary Instruction Fault Status Register ^d	Read/write only at PL1 or higher					
c6	DFAR, Data Fault Address Register	Read/write only at PL1 or higher					
	IFAR, Instruction Fault Address Register	Read/write only at PL1 or higher					
c7	PAR, Physical Address Register	Read/write only at PL1 or higher					
c10	PRRR, Primary Region Remap Register	Read/write only at PL1 or higher					
	NMRR, Normal Memory Remap Register	Read/write only at PL1 or higher					
c12	VBAR, Vector Base Address Register	Read/write only at PL1 or higher					
c13	FCSEIDR, FCSE PID Register ^e	Read/write only at PL1 or higher					
	CONTEXTIDR, Context ID Register	Read/write only at PL1 or higher					
	TPIDRURW, User Read/Write Thread ID	Read/write at all privilege levels, including PL0					
	TPIDRURO, User Read-only Thread ID	Read-only at PL0 Read/write at PL1 or higher					
	TPIDRPRW, PL1 only Thread ID	Read/write only at PL1 or higher					
a. Fo b. Ar c. So <i>VA</i> d. Se IM e. Ba	r accesses to 32-bit registers. More correctly, this is the primary sy attempt to execute an access that is not permitted results in an me bits are common to the Secure and the Non-secure copies of <i>ISA</i> on page B4-1707. <i>e ADFSR and AIFSR, Auxiliary Data and Instruction Fault State</i> PLEMENTATION DEFINED. nked only in an implementation that includes the FCSE. The FC plemented.	coprocessor register. Undefined Instruction exception. 'the register, see <i>SCTLR, System Control Register,</i> <i>us Registers, VMSA</i> on page B4-1523. Register is CSE PID Register is RAZ/WI if the FCSE is not					

This is a (partial) list of the various control registers that you have to deal with. Nice to have it in one place.



This is the System Control Register, which has the all-important M bit in it, which turns on/off the MMU (i.e., virtual memory).

B4.1.36	CONTEXTIDR, Context ID Register, VMSA									
	The CONTEXTIDR characteristics are:									
	Purpose	CONTEXTIDR identifies the current <i>Process Identifier</i> (PROCID) and, when using the Short-descriptor translation table format, the <i>Address Space Identifier</i> (ASID). This register is part of the Virtual memory control registers functional group. Only accessible from PL1 or higher.								
	Usage constraints									
	Configurations	The register format depends on whether address translation is using the Long-descriptor o the Short-descriptor translation table format. In an implementation that includes the Security Extensions, this register is Banked.								
	Attributes	A 32-bit RW register with CP15 registers on page B3	an UNKNO 3-1450.	WN reset v	alue. See a	lso <i>Res</i>	et beha	avior of CP	14 an	
		Table B3-45 on page B3-1 memory control registers f	493 show functional	s the encod group.	ings of all o	of the r	egister	s in the Virt	rtual	
	In a VMSA implement	ntation, the CONTEXTIDR I	oit assignn	nents are:						
	31					8	7		(
	Short-descriptor	PR	CID					ASID		
	Long-descriptor		F	RUCID						
	PROCID, bits[31:0] PROCID, bits[31:8] Proce proce ASID, bits[7:0], who	, when using the Long-desc , when using the Short-desc ss Identifier. This field must ss. See also Using the CONT en using the Short-descriptor	riptor tra criptor tra be progra <i>EXTIDR</i> . or transla	nslation ta unslation ta mmed with tion table t	ble format able forma a unique v format	t t alue th	at iden	tifies the cu	rrent	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addr Wher ASID	, when using the Long-dese , when using the Short-dese ss Identifier. This field must ss. See also Using the CONT en using the Short-descriptor ensor Space Identifier. This field 	riptor tra criptor tra be program <i>EXTIDR.</i> or transla d is progra anslation t	nslation ta nnslation ta mmed with tion table f ammed with able format	able format able forma a unique v format h the value	t alue th of the BR0 or	at iden current TTBR	tifies the cu t ASID. 1 holds the c	rrent	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addm When ASID Using the CONT	when using the Long-desc when using the Short-desc ss Identifier. This field must ss. See also Using the CONT en using the Short-descriptor ens Space Identifier. This fiel using the Long-descriptor tr b. EXTIDR	riptor tra criptor tra be program <i>EXTIDR</i> . or transla d is progra anslation t	nslation ta unslation ta nmed with tion table f ummed wit able format	ble format able forma a unique v format h the value c, either TTT	t t alue th of the BR0 or	at iden current TTBR	tifies the cu t ASID. 1 holds the c	rrent	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addre Wher ASID Using the CONT The value of the who	when using the Long-desce when using the Short-desce ses Identifier. This field must ses. See also Using the CONT en using the Short-descriptor en using the Long-descriptor tre building the Long-de	riptor tra riptor tra be progra <i>EXTIDR</i> . or transla d is progra anslation t e Context 1	nslation ta unslation ta nmed with tion table f ummed wit able format	ble format able forma a unique v format h the value a, either TTT sed by:	t alue th of the BR0 or	at iden current TTBR	tifies the cu t ASID. 1 holds the c	rrent	
	PROCID, bits[31:8] Proce proce proce ASID, bits[7:0], wh Addr ASID Using the CONT The value of the who the debug logi page C3-2041	when using the Long-desce when using the Short-desce subset of the second	riptor tra riptor tra be progra- <i>EXTIDR</i> . or transla d is progra- anslation t e <i>Context</i> ID s on page 6	nslation ta unslation t: mmed with tion table f ummed with able format able format (D and is u matching, C3-2059	able format able format a unique v format h the value c, either TTT seed by: see Breakp	t talue th of the o BR0 or	at iden current TTBR	tifies the cu t ASID. 1 holds the c	curre	
	PROCID, bits[31:8] Proce proce proce ASID, bits[7:0], whe Addr Wher ASID Using the CONT The value of the who the debug logi page C3-2041 the trace logic,	when using the Long-desce when using the Short-desce subset of the second	riptor tra eriptor tra be progra <i>EXTIDR</i> . or transla d is progra anslation t e <i>Context</i> ID s on page (ss.	nslation ta unslation ti mmed with tion table f ammed with able format (D and is u matching, C3-2059	able format able format a unique v format h the value c, either TTT seed by: see <i>Breakp</i>	t t alue th of the BR0 or	at iden current TTBR <i>bug ev</i>	tifies the cu t ASID. 1 holds the c	curre	
	PROCID, bits[31:8] Proce proce proce ASID, bits[7:0], whe Addr ASID Using the CONT The value of the who the debug logi page C3-2041 the ASID field value with a process, and d operations take an ASID	, when using the Long-desce , when using the Short-desc ss Identifier. This field must ss. See also Using the CONT en using the Short-descriptor ensore the Short-descriptor musing the Long-descriptor transfer ensore the Long-descriptor transfer between the Long-descriptor transfer ensore the Long-descriptor transf	riptor tra criptor tra be progra <i>EXTIDR</i> . or transla d is progra anslation t e <i>Context</i> 1. Context ID s on page (ss. ar process. 1 entries.	nslation ta nmed with tion table i able format able format (D and is u matching, c3-2059 In the tran Chis means	a unique v a unique v format h the value c, either TTT see Breakp slation table many cach	t t alue th of the o BR0 or oint de es it ide e and T	at iden current TTBR bug ev entifies	tifies the cu t ASID. 1 holds the c <i>ents</i> on a entries asso aintenance	curre	
	PROCID, bits[31:8] Proce proce proce ASID, bits[7:0], whe Addr Wher ASID Using the CONT The value of the who the debug logi page C3-2041 the trace logic, The ASID field value with a process, and d operations take an AS For information abou system control registe ASID and Translation	, when using the Long-desce , when using the Short-desc ss Identifier. This field must ss. See also Using the CONT en using the Short-descriptor ensuing the Short-descriptor musing the Long-descriptor tr	riptor tra criptor tra be progra- cEXTIDR. or transla d is progra- anslation t anslation t context ID s on page (ss. ar process. l entries. " ages to the are particu ynchronized	nslation ta nmed with tion table f mmed with tion table format able format able format (D and is u matching, C3-2059 In the tran This means CONTEX lar synchro <i>tion of che</i>	a unique v a unique v format h the value , either TTT see by: see Breakp slation tabl many cach TTDR see S nization ree mages of AS	t t alue th of the BR0 or BR0 or oint de es it idd e and T iynchron quiremant ID and	at iden current TTBR bug ev entifies FLB m mizatio ents wh TTBR	tifies the cu t ASID. 1 holds the c ents on entries asso aintenance on of change hen changin on page B3	current surrent sto g the -1380	

When threads from multiple address spaces run, the hardware needs to be able to distinguish them. This is the register that does so. It tells the hardware "any PTE you load while running, attach this ASID to it when you put it into the TLB." That way, when that process is swapped out and then is swapped back in later, it can still use its old mappings if they are still in the TLB.

B4.1.43	DACR, Domain Access Control Register, VMSA									
	The DACR characteristics are:									
	Purpose DACR defines the acc This register is part of	DACR defines the access permission for each of the sixteen memory domains. This register is part of the Virtual memory control registers functional group.								
	Usage constraints Only accessible from I	Only accessible from PL1 or higher.								
	Configurations If the implementation • is Banked • has write access	If the implementation includes the Security Extensions, this register: is Banked has write access to the Secure copy of the register directed when the								
	CP15SDISABI In an implementation t no function when TTB format.	lress E ng-des	is Extension, this register ha -descriptor translation table							
	Attributes A 32-bit RW register w behavior of CP14 and Table B3-45 on page F memory control resist	with an UNKNOWN <i>CP15 registers</i> on 33-1493 shows the ers functional grou	reset value page B3-1 encodings	For n 450. of all	of the	re information see <i>Reset</i> the registers in the Virtual				
	The DACR bit assignments are:	ers raneuonar grou	φ.							
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12 1	11 10 9 8	76	54	32	1 0			
	D15 D14 D13 D12 D11 D10 D9	D8 D7 D6	D5 D4	D3	D2	D1	D0			
	Domain n access permission, 0b00 No access. Any ac 0b01 Client. Accesses a 0b10 Reserved, effect is 0b11 Manager. Accesses For more information, see <i>Domains, Short-de</i>	where n = 0 to 15.1 cess to the domain re checked against UNPREDICTABLE. s are not checked a scriptor format only	Permitted y generates the permis gainst the p	values a a Dom sion bi permis: 33-136	are: ain fau its in the sion bi	ılt. ne tran ts in th	slatior	ı tables. slation table		
	Accessing the DACR To access the DACR, software reads or writes the CP15 registers with <opc1> set to 0, <crn> set to c3, <crm> set to c0, and <opc2> set to 0. For example:</opc2></crm></crn></opc1>									
	MRC p15, 0, <rt>, c3, c0, 0 ; Read DACR MCR p15, 0, <rt>, c3, c0, 0 ; Write Rt t</rt></rt>	into Rt co DACR								

This register is used to set up domains. I am not sure that we need to use them. My implementation does not.

Build It, Load It, Run It

Once you have it working, show us.