

Project 8: Virtual Memory (4%)

ENEE 447: Operating Systems — Spring 2019 Assigned: Tuesday, Apr 23; Due: Sunday, May 5

Purpose

In this project you will figure out how to turn on the ARM's virtual memory system and run at least two different threads in two different virtual spaces that are the "same" addresses but map to completely different physical locations. Virtual memory underlies many of computing's most important facilities, including process protection, shared memory, multitasking, the kernel's privileged mode, the familiar virtual-machine programming model, and more. It is essential to most operating systems, especially general-purpose operating systems. Your implementation will be very simple but will have all of the essentials, including shared pages (two different virtual pages mapping to the same physical page), different mapping characteristics for different pages, etc. This is as real as it gets. With this, you will have built all of the primary functions one finds in a modern operating system.

You will read in application binaries from the SD card to start threads, and you will do this both as the startup thread (the shell) as well as in response to "RUN" commands executed in the shell, which will start up either or both of the "app1" and "app2" binaries. The difference between this project and the previous one is that, whereas, in the previous project each of the applications were hard-coded at build time to run in predefined memory locations (something that is not really practical in a general-purpose machine), in this project, each application has its code and data start at location 0x00100000, and its stack start at location 0x7FFFFF0. Thus, to run two different user-level threads, you need to have separate page tables for each process and to figure out how to tell the ARM processor about two different ASIDs.

Working Example

You have been given a working binary file to experiment with. The following is its boot sequence.

```
[c0|00:01.957]
[c0 00:01.959] System is booting, kernel cpuid = 00000000
[c0 00:01.964] Kernel version [p8-solution, Mon Apr 22 20:45:29 EDT 2019]
    00:01.971] Initializing SD Card ...
[c0]
[c0 00:01.975] EMMC: reset card.
[c0 00:01.978] EMMC: setting clock speed to 00061A80
[c0 00:01.983] GO_IDLE_STATE 00000000
[c0 00:01.986] SEND IF COND 000001AA
[c0 00:01.989] APP CMD 00000000
[c0 00:01.992] SD SENDOPCOND 50FF8000
[c0 00:02.396] APP CMD 0000000
[c0 00:02.399] SD SENDOPCOND 50FF8000
[c0 00:02.403] ALL_SEND_CID 00000000
[C0 00:02.406] SEND REL ADDR 00000000
[C0 00:02.409] SEND_CSD AAAA0000
[c0 00:02.412] EMMC: setting clock speed to 017D7840
[c0|00:02.417] CARD SELECT AAAA0000
[c0 00:02.420] APP CMD AAAA0000
[c0 00:02.423] SEND_SCR 00000000
[c0]00:02.429] SET_BLOCKLEN 00000200
 sdTransferBlocks read blk 00000000 len 00000001 addr 0002BD80
[c0|00:02.437] READ_SINGLE 0000000
 sdTransferBlocks read blk 00002000 len 0000001 addr 0002BD80
[c0 00:02.450] READ_SINGLE 00002000
[c0 00:02.464]
                           SD Card working.
                      • • •
[c0 00:02.467] Starting virtual memory
[c0 00:02.471] TTBCR before = 00000000
[c0 00:02.475] Initialize DACR
[c0 00:02.478] Initialize SCTLR.AFE
[c0 00:02.481] SCTLR before AFE = 00C51838
[c0 00:02.485] Setting page table to 00030000
[c0 00:02.489] PTE[0] = 00026C0A
```

```
[c0 | 00:02.492] PTE[1] = 00126C0A
[c0 | 00:02.495] SCTLR before = 00C51838
[c0 00:02.498] SCTLR after = 00C5183D
[c0 00:02.502]
                  ... VM up and running
[c0 00:02.505] Calling create_thread
[c0 00:02.509] NULL thread 0000000
                     = 00013DF4
[c0 00:02.512] tcb
[c0 00:02.515]
                stack = 0001FFFC
                start = 00000040
[c0|00:02.518]
[c0 00:02.521]
                ttbr0 = 0003004A
                asid = 00000000
[c0 00:02.524]
[c0 00:02.527]
                PTE[0] = 00026C0A
[c0 00:02.530] PTE[1] = 00126C0A
[c0 00:02.533]
                PTE[2] = 0.0226C0A
[c0 00:02.536] Calling create thread
sdTransferBlocks read blk 00003DCA len 00000001 addr 000077A8
[c0 00:02.545] READ SINGLE 00003DCA
LocateFATEntry: [shell.bin]
sdTransferBlocks read blk 00003DCB len 00000001 addr 000077A8
[c0 00:02.559] READ SINGLE 00003DCB
sdTransferBlocks read blk 00027A0A len 00000001 addr 000077A8
[c0]00:02.570] READ SINGLE 00027A0A
[c0]00:02.576] create success 00000001
sdTransferBlocks read blk 00027A0B len 00000001 addr 000077A8
[c0|00:02.585] READ SINGLE 00027A0B
sdTransferBlocks read blk 00027A0C len 00000001 addr 000077A8
[c0|00:02.596] READ SINGLE 00027A0C
sdTransferBlocks read blk 00027A0D len 00000001 addr 000077A8
[c0 00:02.608] READ_SINGLE 00027A0D
sdTransferBlocks read blk 00027A0E len 00000001 addr 000077A8
[c0 00:02.619] READ SINGLE 00027A0E
sdTransferBlocks read blk 00027A0F len 00000001 addr 000077A8
[c0|00:02.631] READ SINGLE 00027A0F
[c0 00:02.637] create_thread - successful file read into 00200000
[c0 00:02.642] new thread from disk:
[c0 00:02.646] shell.bin 00200000
[c0 00:02.649] shell 00000001
[c0|00:02.651] tcb = 00013E5C
[c0|00:02.654]
                stack = 7FFFFF0
[c0 00:02.657]
                start = 00100000
[c0 00:02.660]
                ttbr0 = 0003404A
                asid = 00000001
[c0|00:02.663]
[c0 00:02.666]
                PTE[0] = 00000000
[c0 00:02.669]
                PTE[1] = 0.0226C0A
                PTE[2] = 00000000
[c0|00:02.673]
[c0 00:02.676]
[c0 00:02.677] Init complete. Please hit any key to continue.
```

<hit enter>

```
Running the eggshell on core 0.
Available commands:
RUN = 004E5552
PS = 00005350
 TIME = 454D4954
 LED = 0044454C
 LOG = 00474F4C
 EXIT = 54495845
DUMP = 504D5544
Please enter a command.
c0> PS
CMD PS
[c0]00:29.279] Active processes ...
[c0 00:29.282] Dumping TCB for thread 00000001
[c0|00:29.286] shell 00000001
[c0|00:29.289]
                tcb @ 00013E5C
[c0 00:29.291]
                r0
                       00000001
[c0 00:29.294]
                 r1
                       A000000A
[c0|00:29.297]
                 r2
                       00005350
[c0 00:29.300]
                 r3
                       00005350
[c0 00:29.303]
                 r4
                       7FFFFB8
[c0|00:29.305]
                 r5
                       00000000
[c0 00:29.308]
                       00000000
                 r6
[c0 00:29.311]
                 r7
                       0000009
                       0000000
[c0 00:29.314]
                 r8
[c0 00:29.317]
                 r9
                       00100BA8
[c0 00:29.319]
                 r10
                       00000000
[c0 00:29.322]
                       504D5544
                 r11
```

	00:29.325]	r12	7FFFFB2
[c0	00:29.328]	sp	7FFFFF94
	00:29.331]	lr	001008E8
[C0	00:29.333]	pc	00100270
[C0	00:29.336]	spsr	60000150
[c0	00:29.339]	ttbr	0003404A
[C0	00:29.342]	asid	00000001
Plea	ase enter a	command	1.
C0:	>		

A few things to note from this. The following lines show that the bottom two bits of the kernel's PTEs are 0b10, which indicates that the pages are mapped at a "section" level, meaning 1MB pages (this simplifies the mapping scheme tremendously). They also indicate that the kernel's mappings are global (the bit at 0x00020000 is bit 17, set to 1, which is the "not-global" bit, meaning that the mappings are shared across all code).

[c0|00:02.489] PTE[0] = 00026C0A [c0|00:02.492] PTE[1] = 00126C0A

The following line shows that the data is read into physical page 0x002 (address 0x00200000):

[c0|00:02.637] create_thread - successful file read into 00200000

The kernel uses *de facto* physical addresses, because the ARM's virtual memory mechanism does not have any easy way to allow the kernel to use physical addresses while user applications use virtual ones. When the MMU is turned on, all addresses will be translated, so we have the kernel do a 1:1 mapping.

You will also notice that, in the earlier section it is shown that the start address of the newly created thread, the shell, is 0x00100000, and its stack address is 0x7FFFFF0. Later, when the PS command is run, the shell has been executing for a short while, and its PC and SP registers indicate that it does, indeed, execute starting at 0x00100000, and its stack does indeed start just below 0x80000000 and work its way downward.

One of the difficult aspects of moving data back and forth between the user code and the kernel code is the transfer of data through pointers. Character-based I/O is relatively simple (e.g., reading and writing to the console), but more complex data requires bulk transfer through pointers. The problem is that pointers do not work across address spaces, as we have discussed in class. The solution that most operating systems adopt is to use physical addresses, or *de facto* physical addresses as mentioned above, to "copy in" or "copy out" data between the kernel space and the user's space. This requires a manual translation between the user's virtual address (what is sent in through a system call), and its physical location. An example of this in action is the transfer of a character string from user space to kernel space in the LOG system call:

```
Please enter a command.
  c0> LOG "FOO BAR"
CMD LOG [FOO BAR]
[c0]01:05.075] FOO BAR
Please enter a command.
  c0>
```

The string "FOO BAR" is read in a character at a time from the console, and then it is sent as a string to the kernel-log device. If the translation is not done correctly, this will either produce garbage, or it will cause a non-recoverable address fault, at which point the OS comes to a grinding halt.

Transferring strings is also used to start up applications. Note that the trap handler recognizes both file names and the simple integers "1" and "2" as input (as indicating "app1.bin" and "app2.bin" respectively). This will allow you to test your code even if the string-transfer is not working correctly.

Please enter a command. c0> RUN BLK "APP1.BIN"

```
CMD RUN [BLK, 00100BB1]
[c0]01:27.345] SYSCALL_START_THREAD name = 004B4C42
[c0|01:27.350] SYSCALL_START_THREAD file = 00100BB1
[c0 01:27.354] BLK
[c0 01:27.356] Calling create_thread
 sdTransferBlocks read blk 00003DCA len 00000001 addr 000077A8
[c0|01:27.365] READ SINGLE 00003DCA
 LocateFATEntry: [APP1.BIN]
 sdTransferBlocks read blk 00003DCB len 00000001 addr 000077A8
[c0 01:27.379] READ SINGLE 00003DCB
 sdTransferBlocks read blk 00027A4A len 00000001 addr 000077A8
[c0|01:27.390] READ SINGLE 00027A4A
[c0 01:27.396] create success 00000001
 sdTransferBlocks read blk 00027A4B len 00000001 addr 000077A8
[c0|01:27.405] READ_SINGLE 00027A4B
[c0 01:27.411] create thread - successful file read into 00400000
[c0 01:27.416] new thread from disk:
[c0 01:27.420] APP1.BIN 00400000
[c0 01:27.423] BLK 0000002
[c0 01:27.425]
                tcb
                      = 00013EC4
[c0|01:27.428]
                stack = 7FFFFFF0
[c0|01:27.431]
                start = 00100000
[c0 01:27.434]
                ttbr0 = 0003804A
                asid = 00000002
PTE[0] = 00000000
[c0 01:27.437]
[c0 01:27.440]
[c0|01:27.443]
                PTE[1] = 00426C0A
[c0|01:27.446]
                PTE[2] = 00000000
Please enter a command.
 C0>
```

At this point, the LED starts blinking in a 1/2/3/4/1/2/3 ... pattern, and the shell is responsive.

A few things to note from the output above. First, the string transfer, as described above. Second, the data is copied into physical page 0x004 (physical address 0x00400000), like the previous application binary went into page 0x002. Every application starts out with two 1MB pages: one to hold code & data, the other to hold the stack.

If the PS command were run at this point, we would see those values changing over time as the code executes and moves up and down the stack:

```
Please enter a command.
 c0> PS
CMD PS
[c0]01:39.441] Active processes ...
[c0 01:39.444] Dumping TCB for thread 00000001
[c0 01:39.448] shell 00000001
[c0 01:39.451] tcb @ 00013E5
                tcb @ 00013E5C
                r0 0000001
[c0|01:39.454]
[c0|01:39.457]
                 r1
                       A000000A
[c0|01:39.460]
                 r2 00005350
                       00005350
[c0 01:39.462]
                 r3
[c0|01:39.465]
                 r4
                       7FFFFB8
[c0 01:39.468]
                 r5
                       00000000
[c0 01:39.471]
                 r6
                       00000000
[c0|01:39.474]
                  r7
                       00000009
[c0 01:39.476]
                 r8
                       00000000
[c0|01:39.479]
                 r9
                       00100BA8
[c0|01:39.482]
                 r10
                       00000000
[c0|01:39.485]
                       504D5544
                 r11
[c0 01:39.488]
                 r12 7FFFFFB2
                       7FFFFF94
[c0|01:39.491]
                  sp
[c0 01:39.493]
                       001008E8
                 lr
[c0 01:39.496]
                 рс
                       00100270
[c0 01:39.499]
                 spsr 60000150
[c0
   01:39.502]
                  ttbr 0003404A
[c0 01:39.505]
                 asid 00000001
[c0 01:39.507] Dumping TCB for thread 00000002
[c0|01:39.512] BLK 0000002
[c0 01:39.514]
                tcb @ 00013EC4
                 r0 0000003
[c0|01:39.517]
[c0 01:39.520]
                       7FFFFFD0
                 r1
[c0 01:39.523]
                       0000008
                 r2
[c0 01:39.525]
                       00000000
                 r3
[c0 01:39.528]
                       00000000
                 r4
[c0|01:39.531]
                       000AAE60
                 r5
```

[c0	01:39.534]	r6	05EE2A63
[c0	01:39.537]	r7	00000004
[c0	01:39.539]	r8	00000000
[c0	01:39.542]	r9	00000000
[c0	01:39.545]	r10	00000000
[c0	01:39.548]	r11	00000000
[c0	01:39.551]	r12	00000000
[C0	01:39.553]	sp	7FFFFFCC
[c0	01:39.556]	lr	00100220
[C0	01:39.559]	pc	00100050
[C0	01:39.562]	spsr	80000150
	01:39.565]	ttbr	0003804A
[C0	01:39.568]	asid	00000002
Plea c0:	ase enter a >	command	1.

As said before, this represents all of the main points of an operating system: we have multiple threads running in user space, each using the same virtual address (which simplifies the job of the compiler and linker), but each is operating out of a different physical space. This is what virtual memory is all about, and with this project, you have encountered the heart of the OS.

Virtual Memory and the ARM/Raspberry Pi

Address translation is the mechanism through which the operating system provides virtual address spaces to user-level applications. The operating system maintains a set of mappings that translate references within the per-process virtual spaces to the system's physical space. Addresses are usually mapped at a *page* granularity—typically several kilobytes. The mappings are organized in a *page table*, and for performance reasons most hardware systems provide a *translation lookaside buffer (TLB)* that caches those PTEs (page-table entries; i.e. mappings) that have been needed recently. When a process performs a load or store to a virtual address, the hardware translates this to a physical address using the mapping information in the TLB. If the mapping is not found in the TLB, it must be retrieved from the page table and loaded into the TLB before processing can continue. The ARM has a TLB, and its hardware can automatically walk the page tables and load the TLB with the required information, when it find it in the page table.

The ARM's page table looks like this:




Figure B3-3 General view of address translation using Short-descriptor format translation tables

Note that there is one 4096-entry page in the first-level table and potentially thousands of pages making up the second-level table. However, if the PTE at the first level indicates that it maps a large area, like a 1MB "section" or a 16MB "supersection," then there need be no second-level table at all. That is what we

will do: have one simple 4096-entry table per process (and one for the kernel as well), with each entry mapping a 1MB "section" of memory.

The format of the ARM PTE (page-table entry) looks like this:




Figure B3-4 Short-descriptor first-level descriptor formats

Putting 0b10 in the bottom two bits indicates that the PTE is for a 1MB section. That is what we will do. Go to the ARM documentation for the details on the various fields in the entry: each topic shown you in this write-up will constitute anywhere from a few pages to a dozen pages in the ARM documentation, so it is a bit much to copy every page into this write-up.

Your First-Ever VM Implementation

We will implement the simplest of facilities: a single level page table (just an array, really) of page-table entries (PTEs) indexed by the virtual page number. Our page sizes will be the 1MB sections, so the page table need only hold 4K entries to map the entire 4GB space. Using large pages allows the table to be relatively small: 16KB per page table.

Note that, if a page size is 1MB, then the bottom 20 bits are page-offset bits, and the topmost 12 bits create the virtual page number. Thus an address looks like the following in hex:

0xVVV00000

Where the "V" bits make up the virtual page number, and the "O" bits make up the page offset.

The kernel code on **core0** at the outset initializes the user page tables to 0s ... in other words, all PTEs are invalid at startup. Thus, the **enable_vm()** routine needs only to set a handful of PTEs and then turn the correct switches to get the TLB operational. There are only a handful of distinct pages being used by your code at the moment the **enable_vm()** function is called:

• 0x3F0xxxxx — GPIO addresses

- 0x3F1xxxxx GPIO addresses
- 0x3F2xxxxx GPIO addresses
- 0x3F3xxxxx GPIO addresses
- 0x400xxxxx timer/clock device-register addresses
- 0x000xxxxx where nearly all your code and data lies


You will also want to use the following for user code, data, and stack data:

• 0x001xxxxx-0x010xxxxx — for thread code, data, stacks (can be as big a region as you want)

You will want to create a mapping for each. The general code and data should be mapped as normal data, but the I/O addresses (0x3Fxxxxx and 0x40xxxxx) should be marked as non-cacheable so that they are handled correctly. This is controlled by the TEX field starting at bit 12 in the PTE.

ARM Documentation

You will find the *ARM Architecture Reference Manual* to be invaluable. I will point out some of the most important pages, but you need to explore this document yourself, because the information that you need is spread out all over the document. This is one of those (perhaps many) instances in which you curse ARM, because they really are a misnomer: ARM stands for Acorn RISC Machines, and RISC means Reduced Instruction-Set Computer ... any computer architecture that requires tens of thousands of pages of documentation cannot possibly—in any way, shape, or form—be considered "reduced" ...



Above is a picture the format of the PTE ... each of the bits has meaning, and the pages appearing after this one in the *Architectural Reference Manual* go into detail (and some are described *much* later in the document). Pay close attention to the bits involved in how the memory behaves (e.g., caching), because some of the settings are specifically for I/O addresses.


Note: in this project we are re-routing I/O addresses through the TLB. I suspect this is unusual, except for hypervisor/guest-operating-system configurations, because the OS on other architectures often runs in physical mode and is the only one allowed to touch the devices.

n an implementation he TTBCR bit assign [31 30] EAE [†] † Reserved, UNK/SE an an implementation able format, the TTB [31 31] EAE [†] † Reserved, UNK/SE EAE, bit[31], if impl Exten 0 1	when using the Short-descriptor translation table format n that includes the Security Extensions and is using the Short-descriptor translation table form: n that includes the Security Extensions and is using the Short-descriptor translation table form: n that includes the Security Extensions and is using the Short-descriptor translation table form: PD1 BZP, if the implementation does not include the Large Physical Address Extension. n that does not include the Security Extensions, and is using the Short-descriptor translation BCR bit assignments are:
A TTBCR bit assign	gaments are: 6 5 4 3 2 0 Reserved, UNK/SBZP 00 PD0 PD1 PD0 PD0 BZP, if the implementation does not include the Large Physical Address Extension. n that does not include the Security Extensions, and is using the Short-descriptor translation BCR bit assignments are: Image: Security Extension and is using the Short-descriptor translation BCR bit assignments are: Image: Security Extension are:
The served, UNK/SE EAE [†]	Reserved, UNK/SBZP 0 N PD1
† Reserved, UNK/SE n an implementation able format, the TTB 31 31 EAE [†] † Reserved, UNK/SE EAE, bit[31], if impl Exten 0 1	
† Reserved, UNK/SE n an implementation able format, the TTB 31 31 EAE [†] † Reserved, UNK/SE EAE, bit[31], if impl Exten 0 1	BZP, if the implementation does not include the Large Physical Address Extension. In that does not include the Security Extensions, and is using the Short-descriptor translation BCR bit assignments are: BZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. BEZP, if the implementation does not include the Large Physical Address Extension. Use the 32-bit translation system, with the Short-descriptor translation table format. Use the 40-bit translation system, with the Long-descriptor translation table format. Use the 40-bit translation system, with the Long-descriptor translation table format. BEZP, if the implementation table format. BEZP
n an implementation able format, the TTB [31 31] [ABC] EAE [†]] † Reserved, UNK/SE EAE, bit[31], if impl Exten 0 1	n that does not include the Security Extensions, and is using the Short-descriptor translation BCR bit assignments are: Reserved, UNK/SBZP N BEZP, if the implementation does not include the Large Physical Address Extension. plementation includes the Large Physical Address Extension ended Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
Able format, the TTB	BCR bit assignments are: 3 2 0 Reserved, UNK/SBZP N BZP, if the implementation does not include the Large Physical Address Extension. N BERP, if the implementation does not include the Large Physical Address Extension N BCR Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
EAE [†] , reserved, UNK/SE CAE, bit[31], if impl Exten 0 1	Reserved, UNK/SBZP N BZP, if the implementation does not include the Large Physical Address Extension. plementation includes the Large Physical Address Extension inded Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
† Reserved, UNK/SE CAE, bit[31], if impl Exten 0 1	BZP, if the implementation does not include the Large Physical Address Extension. plementation includes the Large Physical Address Extension ended Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
† Reserved, UNK/SE CAE, bit[31], if impl Exten 0 1	BZP, if the implementation does not include the Large Physical Address Extension. plementation includes the Large Physical Address Extension ended Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
† Reserved, UNK/SE CAE, bit[31], if impl Exten 0 1	plementation includes the Large Physical Address Extension ended Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format, this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
Exten 0 1	nded Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
Exten 0 1	nded Address Enable. The meanings of the possible values of this bit are: Use the 32-bit translation system, with the Short-descriptor translation table format. this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
1	this case, the format of the TTBCR is as described in this section. Use the 40-bit translation system, with the Long-descriptor translation table format.
Thick	Long-descriptor translation table format on page B4-1726.
1 1115 U	bit resets to 0, in both the Secure and the Non-secure copies of the TTBCR.
Bit[31], if implemen	ntation does not include the Large Physical Address Extension
	erved, UNK/SBZP.
Bits[30:6, 3] Reser	erved, UNK/SBZP.
PD1. bit[5], in an im	mplementation that includes the Security Extensions
Trans	Islation table walk disable for translations using TTBR1. This bit controls whether a translati walk is performed on a TLB miss, for an address that is translated using TTBR1. The encodi is bit is:
0	Perform translation table walks using TTBR1.
1	A TLB miss on an address that is translated using TTBR1 generates a Translation fat No translation table walk is performed.
PD0, bit[4], in an im	mplementation that includes the Security Extensions
table	uslation table walk disable for translations using TTBR0. This bit controls whether a translati e walk is performed on a TLB miss for an address that is translated using TTBR0. The meaning the possible values of this bit are equivalent to those for the PD1 bit.
	lementation that does not include the Security Extensions
	erved, UNK/SBZP.
۰D	Trar table of tr 0 1 0, bit[4], in an in Trar table of tr s[5:4], in an imp


Shown above is the TTBCR, the register that determines how big the page size is, and whether there is one page-table or two, via the N bits. We will set it to use just one: the TTBR0 table, and we will disable the TTBR1 table, through the setting of the N bits in the TTBCR register.

B4.1.154 1	TPD0 Translation T	able Page Pogister 0, VMSA			
D4.1.104 I	TTBR0, Translation Table Base Register 0, VMSA The TTBR0 characteristics are:				
	Purpose	TTBR0 holds the base address of translation table 0, and information about the memory i occupies. This is one of the translation tables for the stage 1 translation of memory accesse from modes other than Hyp mode.			
		This register is part of the Virtual memory control registers functional group.			
	Usage constraints	Only accessible from PL1 or higher.			
		Used in conjunction with the TTBCR. When the 64-bit TTBR0 format is used, cacheabilit and shareability information is held in the TTBCR, not in TTBR0.			
	Configurations	The Multiprocessing Extensions change the TTBR0 32-bit register format.			
		The Large Physical Address Extension extends TTBR0 to a 64-bit register. In an implementation that includes the Large Physical Address Extension, TTBCR.EAE determines which TTBR0 format is used:			
		EAE==0 32-bit format is used. TTBR0[63:32] are ignored. EAE==1 64-bit format is used.			
		If the implementation includes the Security Extensions, this register:			
		• is Banked			
		 has write access to the Secure copy of the register disabled when the CP15SDISABLE signal is asserted HIGH. 			
	Attributes	A 32-bit or 64-bit RW register with a reset value that depends on the register implementation. For more information see the register bit descriptions. See also <i>Reset</i> <i>behavior of CP14 and CP15 registers</i> on page B3-1450.			
		Table B3-45 on page B3-1493 shows the encodings of all of the registers in the Virtual memory control registers functional group.			
	-	ctions describe the TTBR0 formats:			
	32-bit TTBR0	format and TTBRI format on page B4-1731.			
		tion Table Base Control Register; VMSA on page B4-1724 for more information about using			
	Note				
	See TTBCR, Transla	tion Table Base Control Register, VMSA on page B4-1724 for a summary of the registers that tables for other address translations.			
	32-bit TTBR0 fo	rmat			
	In an implementation	that does not include the Multiprocessing Extensions, the 32-bit TTBR0 bit assignments an			
	31	x-1 x 6543210			
		on table base 0 address Reserved, UNK/SBZP RGN S C			
		I I NOS IMP			

Shown above is the TTBR0 register. This contains the address of the page table for the currently executing process. When you context switch to another running *process* (which has a different address space, as opposed to switching to another *thread*, which doesn't), you need to give the hardware the pointer to the new process's address space.



Shown above is the page-table organization, again (this is reproduced to give you the page number). The first level entries point to second-level entries, which point to the actual page data. When the first-level entries identify themselves as "sections" they instead point directly to page data.



The discussion in the page above (and pages following it in the documentation) indicates how the system behaves wrt multiple multiple simultaneous mappings (e.g. split between two different guest operating systems). One is mapped through the TTBR0 page table, and the other is mapped through the TTBR1 page table, and the amount of memory assigned to each is variable. We will only use the TTBR0 page table and register.


B3.5.3	Control of Secure or No	n-secure	memory access, Short-descriptor fo	ormat		
	Access to the Secure or Non-secure physical address map on page B3-1321 describes how the NS bit in the					
	translation table entries: for accesses from	Secure state.	, determines whether the access is to Secure or	Non-secure 1	nemory	
	 is ignored by access 					
	In the Short-descriptor translation table format, the NS bit is defined only in the first-level translation tables. This means that, in a first-level Page table descriptor, the NS bit defines the physical address space, Secure or Non-secure, for all of the Large pages and Small pages of memory described by that table.					
	The NS bit of a first-level Page table descriptor has no effect on the physical address space in which that translation table is held. As stated in <i>Secure and Non-secure address spaces</i> on page B3-1323, the physical address of that translation table is in:					
			translation table walk is in Secure state			
			if the translation table walk is in Non-secure sta			
			ture and Non-secure memory spaces is 1MB. H cal memory regions with a granularity of 4KB.		nese memory	
B3.5.4	Selecting between TTBF	R0 and TT	BR1, Short-descriptor translation ta	ble forma	t	
	• if N > 0 then:		tting TTBCR.N to zero disables use of a second	d set of trans	lation tables.	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table 	2-N] of the in se TTBR1. ne value of N le addressed	nput VA are all zero then use TTBR0	g TTBR1, an	d the size of the	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how the first-level translation table B3-1 shows how table B3-1 show table B3-1 show table B3-1 shows	2-N] of the in se TTBR1. ne value of N le addressed able B3-1 E	nput VA are all zero then use TTBR0 v determines the lowest address translated using by TTBR0. effect of TTBCR.N on address translation	g TTBR1, an	d the size of the	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how the first-level translation table B3-1 shows how table B3-1 show table B3-1 show table B3-1 shows	2-N] of the in se TTBR1. ne value of N le addressed	nput VA are all zero then use TTBR0 determines the lowest address translated using by TTBR0.	g TTBR1, an n, Short-de	d the size of the scriptor form ble	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how th first-level translation table B3-1 shows how the first-level translation table B3-1 shows how table B3-1 show table B3-1 show table B3-1 shows	2-N] of the in se TTBR1. ne value of N le addressed able B3-1 E	nput VA are all zero then use TTBR0 v determines the lowest address translated using by TTBR0. effect of TTBCR.N on address translation	g TTBR1, an n, Short-de TTBR0 tal	d the size of the scriptor form ble	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table 	2-N] of the in se TTBR1. he value of N le addressed hble B3-1 E TTBCR.N	nput VA are all zero then use TTBR0 v determines the lowest address translated using by TTBR0. Effect of TTBCR.N on address translation First address translated with TTBR1	g TTBR1, an n, Short-de TTBR0 tal Size	d the size of the scriptor form ble Index range	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table 	2-N] of the in se TTBR1. ne value of N le addressed able B3-1 E TTBCR.N	nput VA are all zero then use TTBR0 V determines the lowest address translated using by TTBR0. Suffect of TTBCR.N on address translation First address translated with TTBR1 TTBR1 not used	g TTBR1, an n, Short-de TTBR0 tal Size 16KB	d the size of the scriptor form ble Index range VA[31:20]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table G3-1 shows how th first-level translation table 	2-N] of the in se TTBR1. he value of N le addressed hble B3-1 E TTBCR.N 0b000	nput VA are all zero then use TTBR0	g TTBR1, an n, Short-de TTBR0 tal Size 16KB 8KB	d the size of the scriptor form ble Index range VA[31:20] VA[30:20]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table and the shows how the show the shows how the shows how the shows how the sh	2-N] of the in se TTBR1. ne value of N te addressed TTBCR.N 0b000 0b001 0b001	nput VA are all zero then use TTBR0 A determines the lowest address translated using by TTBR0. Iffect of TTBCR.N on address translation First address translated with TTBR1 TTBR1 not used 0x8000000 0x40000000	g TTBRI, an n, Short-de TTBR0 tal Size 16KB 8KB 4KB	d the size of the scriptor form ble Index range VA[31:20] VA[30:20] VA[29:20]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table and the shows how th first-level translation table and the shows how the show the show the shows how th	2-N] of the in se TTBR1. he value of N le addressed TTBCR.N 0b000 0b001 0b010	nput VA are all zero then use TTBR0	g TTBR1, an n, Short-de TTBR0 tal Size 16KB 8KB 4KB 2KB	d the size of the scriptor form ble Index range VA[31:20] VA[30:20] VA[29:20] VA[28:20]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table and the shows how th first-level translation table and the shows how the show the show the shows how th	2-N] of the in se TTBR1. he value of N le addressed bbe B3-1 E TTBCR.N 0b000 0b001 0b011 0b011 0b100	nput VA are all zero then use TTBR0 A determines the lowest address translated using by TTBR0. First address translated with TTBR1 TTBR1 not used 0x8000000 0x40000000 0x10000000 0x10000000	g TTBR1, an n, Short-de TTBR0 tal Size 16KB 8KB 4KB 2KB 1KB	d the size of the scriptor form ble [ndex range [VA[31:20] [VA[30:20] [VA[29:20] [VA[28:20] [VA[27:20]]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table 	2-N] of the in se TTBR1. he value of N le addressed ble B3-1 E TTBCR.N 0b000 0b001 0b011 0b100 0b111 0b100	nput VA are all zero then use TTBR0 v determines the lowest address translated using by TTBR0. ffect of TTBCR.N on address translation First address translated with TTBR1 TTBR1 not used 0x8000000 0x40000000 0x10000000 0x10000000 0x08000000 0x0800000 0x080000 0x080000 0x080000 0x080000 0x080000 0x080000 0x080000 0x08000 0x0000 0x080000 0x0000 0x0000 0x0000 0x0000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x00 0x000 0x00 0x00 0x00 0x00 0x00 0x00 0x0 0x0 0	g TTBR1, an n, Short-de TTBR0 tal Size 16KB 8KB 4KB 2KB 1KB 512 bytes	d the size of the scriptor form ble Index range VA[31:20] VA[30:20] VA[29:20] VA[28:20] VA[27:20] VA[26:20]	
	 if N > 0 then: if bits[31:32 otherwise u Table B3-1 shows how th first-level translation table Table B3-1 shows how th first-level translation table and the shows how th first-level translation table and the shows how the show the show the shows how th	2-N] of the in se TTBR1. he value of N le addressed bbe B3-1 E TTBCR.N 0b000 0b001 0b001 0b010 0b011 0b101 0b111	nput VA are all zero then use TTBR0	g TTBR1, an n, Short-de TTBR0 tal Size 16KB 8KB 4KB 2KB 1KB 512 bytes 256 bytes 128 bytes	d the size of the scriptor form ble Index range VA[31:20] VA[30:20] VA[29:20] VA[29:20] VA[26:20] VA[25:20]	

Shown above are the values that indicate how much space goes to the TTBR0 address space, and how much goes to the TTBR1 address space.

Г

Bank	ed system control registers					
systen Non-s	In an implementation that includes the Security Extensions, some system control registers are Banked. Banked system control registers have two copies, one Secure and one Non-secure. The SCR.NS bit selects the Secure or Non-secure copy of the register. Table B3-33 shows which CP15 registers are Banked in this way, and the permit access to each register. No CP14 registers are Banked.					
		Table B3-33 Banked CP15 registers				
CRnª	Banked register	Permitted accesses ^b				
c 0	CSSELR, Cache Size Selection Register	Read/write only at PL1 or higher				
c1	SCTLR, System Control Register ^c	Read/write only at PL1 or higher				
	ACTLR, Auxiliary Control Register ^d	Read/write only at PL1 or higher				
c2	TTBR0, Translation Table Base 0	Read/write only at PL1 or higher				
	TTBR1, Translation Table Base 1	Read/write only at PL1 or higher				
	TTBCR, Translation Table Base Control	Read/write only at PL1 or higher				
c3	DACR, Domain Access Control Register	Read/write only at PL1 or higher				
c5	DFSR, Data Fault Status Register	Read/write only at PL1 or higher				
	IFSR, Instruction Fault Status Register	Read/write only at PL1 or higher				
	ADFSR, Auxiliary Data Fault Status Register ^d	Read/write only at PL1 or higher				
	AIFSR, Auxiliary Instruction Fault Status Register ^d	Read/write only at PL1 or higher				
c6	DFAR, Data Fault Address Register	Read/write only at PL1 or higher				
	IFAR, Instruction Fault Address Register	Read/write only at PL1 or higher				
c7	PAR, Physical Address Register	Read/write only at PL1 or higher				
c10	PRRR, Primary Region Remap Register	Read/write only at PL1 or higher				
	NMRR, Normal Memory Remap Register	Read/write only at PL1 or higher				
c12	VBAR, Vector Base Address Register	Read/write only at PL1 or higher				
c13	FCSEIDR, FCSE PID Registere	Read/write only at PL1 or higher				
	CONTEXTIDR, Context ID Register	Read/write only at PL1 or higher				
	TPIDRURW, User Read/Write Thread ID	Read/write at all privilege levels, including PL0				
	TPIDRURO, User Read-only Thread ID	Read-only at PL0 Read/write at PL1 or higher				
	TPIDRPRW, PL1 only Thread ID	Read/write only at PL1 or higher				
b. An c. Sc V/ d. Se IM e. Ba	r accesses to 32-bit registers. More correctly, this is the primary sy attempt to execute an access that is not permitted results in an me bits are common to the Secure and the Non-secure copies of <i>ISA</i> on page B4-1707. <i>e ADFSR and AIFSR, Auxiliary Data and Instruction Fault Stat</i> PLEMENTATION DEFINED. nked only in an implementation that includes the FCSE. The FC plemented.	Undefined Instruction exception. the register, see <i>SCTLR, System Control Register,</i> <i>us Registers, VMSA</i> on page B4-1523. Register is				

Shown above is a (partial) list of the various control registers that you have to deal with. Nice to have it in one place. The *mmu.s* file has a bunch of functions that read and write many of these registers.



Shown above is the System Control Register, which has the all-important M bit in it, which turns on/off the MMU (i.e., virtual memory).

B4.1.36	CONTEXTIDR, Contex	kt ID Register, VI	VISA						
	The CONTEXTIDR	characteristics are:							
	Purpose	CONTEXTIDR ide Short-descriptor tra							g the
		This register is part of the Virtual memory control registers functional group. Only accessible from PL1 or higher. The register format depends on whether address translation is using the Long-descriptor o the Short-descriptor translation table format.							
	Usage constraints								
	Configurations								
		In an implementati	on that includes	the Security	Extensions	s, this r	egister	is Banked	
	Attributes	A 32-bit RW regist CP15 registers on	page B3-1450.						
		Table B3-45 on pag memory control reg	gisters function	al group.	lings of all o	of the r	egister	s in the Vi	tual
	In a VMSA impleme	ntation, the CONTEX	TIDR bit assig	nments are:					
	31					8	7		C
	Short-descriptor ^T		PROCID	PROCID				ASID	
	† Curre	nt translation table for	mat						
	PROCID bite[31:0]	† Current translation table format							
	PROCID, bits[31:8] Proce	ss Identifier. This fiel	ort-descriptor t	ranslation t	able forma	t	at iden	tifies the c	ırrent
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], who	when using the Sho ss Identifier. This fiel ss. See also Using the en using the Short-do	ort-descriptor t d must be prog cONTEXTID	ranslation t rammed with ?. lation table	able forma 1 a unique vi format	t alue th			ırrent
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], who	, when using the Sho ss Identifier. This fiel ss. See also Using the en using the Short-do ess Space Identifier. T	ort-descriptor t d must be prog cONTEXTID	ranslation t rammed with ?. lation table	able forma 1 a unique vi format	t alue th			ırrent
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], wh Addr	, when using the Sho ss Identifier. This fiel ss. See also Using the en using the Short-do ense Space Identifier. T — Note — using the Long-desci	ort-descriptor (d must be prog cONTEXTID) escriptor trans This field is prog	ranslation t rammed with R. lation table grammed wit	able forma a a unique va format h the value	t alue th of the	current	t ASID.	
	PROCID, bits[31:8] Procc proce ASID, bits[7:0], wh Addr Wher	s, when using the Shot ss Identifier. This fiel ss. See also Using the en using the Short-du ess Space Identifier. T — Note — using the Long-descr b.	ort-descriptor (d must be prog cONTEXTID) escriptor trans This field is prog	ranslation t rammed with R. lation table grammed wit	able forma a a unique va format h the value	t alue th of the	current	t ASID.	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addr Wher ASIE	when using the Shot ss Identifier. This fiel ss. See also Using the ss. See also Using the en using the Short-do ess Space Identifier. T — Note — using the Long-description between the Shot state of the Shot st	ort-descriptor (1 d must be prog. c CONTEXTIDI escriptor trans "his field is prog riptor translation 	ranslation t rammed with ?. lation table grammed wit n table forma	able forma a a unique va format h the value t, either TTH	t alue th of the	current	t ASID.	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addr Wher ASID Using the CONT The value of the who • the debug logi	when using the Shot ss Identifier. This fiel ss. See also Using the ss. See also Using the en using the Short-do ess Space Identifier. T — Note — using the Long-description between the Shot state of the Shot st	ort-descriptor (1 d must be prog. <i>c CONTEXTIDI</i> escriptor trans This field is prog. iptor translation alled the <i>Context</i> I	ranslation t rammed with ?. lation table grammed wit a table forma t <i>ID</i> and is u D matching,	able forma a unique v format h the value t, either TTI sed by:	t alue the of the o BR0 or	current TTBR	t ASID. 1 holds the	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], who Addr Wher ASIE Using the CONT The value of the who the debug logi page C3-2041	when using the Shot ss Identifier. This fiel ss. See also Using the en using the Short-do ess Space Identifier. T — Note — — using the Long-description between the Long-description EXTIDR le of this register is ca c, for Linked and Uni	alled the <i>Context</i> In g <i>events</i> on pag	ranslation t rammed with ?. lation table grammed wit a table forma t <i>ID</i> and is u D matching,	able forma a unique v format h the value t, either TTI sed by:	t alue the of the o BR0 or	current TTBR	t ASID. 1 holds the	
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], who Addr Wher ASIE Using the CONT The value of the who the debug logi page C3-2041	when using the Sho ss Identifier. This field ss. See also Using the en using the Short-de ess Space Identifier. The model of the Short-de ess Space Identifier. The model of the Short-de ess Space Identifier. The model of the Short-de ess Space Identifier The model of the Short-de ess Space Identifier I is an identifier for a p is the indentifier for a p	alled the <i>Context</i> in a g events on a g eve	ranslation t rammed with 2. lation table grammed wit a table forma t <i>ID</i> and is u D matching, e C3-2059 ss. In the tran	able forma a unique v. format h the value t, either TTT sed by: see <i>Breakp</i>	t alue th of the o BR0 or <i>oint de</i> es it ide	current TTBR bug eventifies	t ASID. 1 holds the <i>ents</i> on	currer
	PROCID, bits[31:8] Proce proce ASID, bits[7:0], whe Addr Wher ASID Using the CONT The value of the who the debug logi page C3-2041 the trace logic. The ASID field value with a process, and	when using the Sho ss Identifier. This fields ss Identifier. This fields ss. See also Using the en using the Short-du ess Space Identifier. T Note	alled the <i>Context</i> I g events on page at process. barticular process. of changes to the the reaction of the the the context of the	ranslation t rammed with 2. lation table grammed with table forma table forma table forma table forma table forma s. In the tran This means the CONTEX ular synchro	able forma a unique v. format h the value t, either TTI sed by: see <i>Breakp</i> islation table many cach TTDR see <i>S</i> nization ree	t alue th of the o BR0 or bar of the o bar o	current TTBR bug ev entifies TLB m nizatio	t ASID. 1 holds the ents on a entries ass aintenance on of chang hen changi	currer ociate es to ng the

When threads from multiple address spaces run, the hardware needs to be able to distinguish them. Shown above is the register that does so. It tells the hardware "any PTE you load while running, attach this ASID to it when you put it into the TLB." That way, when that process is swapped out and then is swapped back in later, it can still use its old mappings if they are still in the TLB.

Note that handling the various registers is extremely difficult to do, and so the changeover at processswitch time has been done for you. Otherwise, you would easily spend weeks trying to get it right. Remember, the important thing you are to learn in this project is the concept of mapping ... learning the low-level details of how to interact with the ARM hardware is not the main goal. Thus, the interrupt vectors have been provided ... the IRQ vector is shown below (the SVC vector is very similar):

```
irq handler:
```

```
// hard-coded return to kernel VM
mov
        sp,#0
mcr
        p15, 0, sp, c13, c0, 1
                                       @ Write Rt to CONTEXTIDR
isb
        sp,#0x30000
mov
orr
        sp,sp,#0x4a
        p15, 0, sp, c2, c0, 0
                                       @ Write r0 to 32-bit TTBR0
mcr
isb
ldr
        sp, tcb_address_runningthread
                                              @ load the now-destroyed r13 w TCB pointer
                     @ Save all user registers r0-lr
@ (the ^ means user registers)
stmia
        sp, {r0-lr}
                         @ store saved PC to TCB
str
        lr,[sp,#60]
        lr, save_lr_irq @ save the SVC lr
lr, SPSR @ load SPSR (assume ip not a swi arg)
lr,[sp,#64] @ store to TCB
str
mrs
str
        lr, save_lr_irq
ldr
                                     @ save the SVC lr
@ Call the C version of the handler
        sp, #SVCSTACK0
mov
        clear_timer_interrupt
periodic timer
bl
b1
        set_timer
bl
        sp, tcb_address_runningthread @ load the now-destroyed r13 w TCB pointer
r0,[sp,#64] @ retrieve saved CPSR
ldr
ldr
        SPSR_cxsf, r0
                                       @ move it into place
msr
ldr
        lr,[sp,#60]
                                       @ restore address to return to
@ Restore saved values. The ^ means to restore the userspace registers
ldmia
        sp, {r0-lr}
// no longer need the local-mode sp - use it to switch to user VM \,
ldr
        sp,[sp,#72]
                                       @ retrieve saved ASID
        p15, 0, sp, c13, c0, 1
                                       @ Write Rt to CONTEXTIDR
mcr
isb
ldr
        sp, tcb_address_runningthread
                                               @ load the now-destroyed r13 w TCB pointer
                                 @ retrieve saved TTBR
ldr
        sp,[sp,#68]
        p15, 0, sp, c2, c0, 0
mcr
                                       @ Write r0 to 32-bit TTBR0
isb
        pc, lr, #4
                                       @ return from exception
subs
```

There is a lot going on here. The following puts the machine back to kernel mode, using the thread ID 0, and a hard-coded pointer to the thread-0 page table:

The first thing it does is move "0" into the ASID register, and then it moves 0x0003004A into the TTBR0 register. The 0x00030000 value is a pointer to the page table. The 0x4A is cacheable/sharable information, and I am not sure that it is necessary.

The next thing that happens is storing of the currently-running thread's information to its TCB:

This looks just like the previous project. A this point the code is free to do the handling. In this case (it is the IRQ vector, which handles the periodic timer interrupt), the call is to the *periodic_timer()* function, and also clearing and re-setting the timer:

```
@ Call the C version of the handler
mov sp, #SVCSTACK0
bl clear_timer_interrupt
bl periodic_timer
bl set_timer
```

Next, the register-file state is restored from the TCB. The *periodic_timer()* function may schedule a new task, so the new TCB may not be the same as the old TCB.

```
      ldr
      sp, tcb_address_runningthread
      @ load the now-destroyed r13 w TCB pointer

      ldr
      r0, [sp,#64]
      @ retrieve saved CPSR

      msr
      SPSR_cxsf, r0
      @ move it into place

      ldr
      lr, [sp,#60]
      @ restore address to return to

      @ Restore saved values.
      The ^ means to restore the userspace registers

      ldmia
      sp, {r0-lr}^
```

At this point, we cannot touch any of the registers that might affect the thread about to be run. That includes **r0–r14**, and the **IRQ–Ir** register (not the same as the **USR–Ir** register). The **IRQ–Ir** register is used to get back to the user program, and the **USR–Ir** register is the user thread's most recent function return point. The only register no longer needed is the **IRQ–sp** register. Therefore, we use this to set up the next thread's virtual memory configuration:


We grab the ASID register from the TCB and write it to the ASID control register. Then we sync (the "**isb**" instruction). Next, we grab the TTBR value (pointer to the user page table) from the TCB and write it to TTBR0, followed by another sync. Lastly, we return to user code via a *de facto* return-from-interrupt instruction, used widely in the ARM-32 architecture:

subs pc, lr, #4 @ return from exception

As mentioned above, the SVC handler is similar.


Where Things Go

As discussed in the previous project, we know how big the kernel is, and so we know where we can put things in physical memory. The following diagram indicates the major components for this project:



The main difference between this and the previous project is that the thread stacks have been moved elsewhere, since they are virtual pages and not physically assigned. Instead, starting at location 0x00030000 we have the page tables, indexed by the thread ID number. You only beed a handful of these, because you only need to run two threads (and we only have three application binaries at any rate ...).

The physical page ends at the 1MB boundary: address 0x00100000. At that point we start using space for the application binaries. This is shown in the following figure:



Everything in the previous figure is in the "page 0 kernel" box at the bottom of the stack above. The system's physical memory is divided into 1MB chunks, called "sections" in the ARM documentation, and there are 4096 of them in the system, so we have 4096-entry page tables to map the space.

The easiest allocation scheme is to start at location 0x00100000 and increment it every time you create a new task: once for the code and data, and once for the stack.

The code and data starting at 0x00100000 is hard-coded into the linker files (memmap files) in the application directories.

Other Changes

Some other changes you might notice. To simplify things, the *kernel.c* module launches into the idle task first, and then it simply puts the shell on the *runq*. The shell is started when the timer interrupt causes the IRQ interrupt handler to run, at which point it finds the shell on the *runq* and makes the thread active. Thus, there are only two places where user-thread contexts can be swapped (the two interrupt handlers), and there is only one place where a newly-created user thread can start running (the IRQ interrupt handler). The idle thread is actually a kernel thread.

Build It, Load It, Run It

Once you have it working, show us.